Patents
Sitemap › G11 - Information storage › G11C - Static stores › G11C 8 - Arrangements for selecting an address in a digital store
Patents for G11C 8 - Arrangements for selecting an address in a digital store (19,368)
09/2000
09/19/2000US6122216 Single package dual memory device
09/19/2000US6122213 Device and method for repairing a memory array by storing each bit in multiple memory cells in the array
09/19/2000US6122206 Semiconductor memory device having means for outputting redundancy replacement selection signal for each bank
09/19/2000US6122205 Voltage regulator and boosting circuit for reading a memory cell at low voltage levels
09/19/2000US6122202 CASB buffer circuit of semiconductor memory device
09/19/2000US6122199 Semiconductor storage device
09/19/2000US6122195 Method and apparatus for decreasing block write operation times performed on nonvolatile memory
09/19/2000US6122194 Semiconductor memory device with a column redundancy occupying a less chip area
09/13/2000EP1034515A2 Secure memory having anti-wire tapping
09/13/2000EP1034463A1 Method and apparatus for audibly indicating when a predetermined location has been encountered in stored data
09/12/2000US6119226 Memory supporting multiple address protocols
09/12/2000US6119199 Information processing system
09/12/2000US6118726 Shared row decoder
09/12/2000US6118724 Memory controller architecture
09/12/2000US6118723 Semiconductor memory device
09/12/2000US6118722 Integrated circuit memory device
09/12/2000US6118718 Semiconductor memory device in which a BIT line pair having a high load is electrically separated from a sense amplifier
09/12/2000US6118716 Method and apparatus for an address triggered RAM circuit
09/12/2000US6118707 Method of operating a field programmable memory array with a field programmable gate array
09/12/2000US6118694 Distributing CFI devices in existing decoders
09/12/2000US6118690 Dual storage cell memory
09/12/2000US6118689 Two-port 6T CMOS SRAM cell structure for low-voltage VLSI SRAM with single-bit-line simultaneous read-and-write access (SBLSRWA) capability
09/12/2000US6118309 Semiconductor circuit
09/12/2000US6118304 Method and apparatus for logic synchronization
09/07/2000DE19958614A1 Decoding circuit in semiconductor integrated circuit and operational method with selection signal detector
09/07/2000DE10010440A1 Synchronous dynamic memory with random access memory (SDRAM) a process for column access scan (CAS) latency
09/06/2000EP1033722A2 Shared memory
09/05/2000US6115441 Temperature detector systems and methods
09/05/2000US6115323 Semiconductor memory device for storing data with efficient page access of data lying in a diagonal line of a two-dimensional data construction
09/05/2000US6115319 Dynamic RAM having word line voltage intermittently boosted in synchronism with an external clock signal
09/05/2000US6115318 Clock vernier adjustment
09/05/2000US6115314 Method and apparatus for anticipatory selection of external or internal addresses in a synchronous memory device
09/05/2000US6115310 Wordline activation delay monitor using sample wordline located in data-storing array
09/05/2000US6115299 Device and method for repairing a memory array by storing each bit in multiple memory cells in the array
09/05/2000US6115294 Method and apparatus for multi-bit register cell
09/05/2000US6115282 Dynamic memory
09/05/2000US6115279 System with meshed power and signal buses on cell array
08/2000
08/31/2000WO2000051132A1 Full page increment/decrement burst for ddr sdram/sgram
08/31/2000DE19907176A1 Decoder-Anschlußanordnung für Speicherchips mit langen Bitleitungen Decoder connection arrangement for memory chips with long bitlines
08/30/2000EP1031992A2 Flash EEPROM system
08/30/2000EP1031988A1 Method and apparatus for accessing a memory core
08/30/2000EP1031987A1 Electronic memory and electronic device having such a memory
08/29/2000US6112275 Method of communicating over a single wire bus between a host device and a module device which measures thermal accumulation over time
08/29/2000US6111814 Synchronous DRAM memory with asynchronous column decode
08/29/2000US6111809 Line decoder for a low supply voltage memory device
08/29/2000US6111808 Semiconductor memory device
08/29/2000US6111799 Semiconductor memory in which access to broken word line is inhibited
08/29/2000US6111795 Memory device having row decoder
08/29/2000US6111794 Memory interface circuit including bypass data forwarding with essentially no delay
08/29/2000US6111793 Semiconductor device
08/29/2000US6111792 Non-volatile semiconductor memory device for selective cell flash erasing/programming
08/29/2000US6111787 Address transistion detect timing architecture for a simultaneous operation flash memory device
08/29/2000US6111785 Nonvolatile semiconductor memory device capable of decreasing layout area for writing defective address
08/29/2000US6111775 Method for accessing a memory array
08/29/2000US6111774 Twisted global column decoder
08/29/2000US6111757 SIMM/DIMM memory module
08/29/2000US6111426 Logic signal output buffer circuit
08/24/2000WO2000033315B1 Apparatus and method for optimizing die utilization and speed performance by register file splitting
08/24/2000DE19906382A1 Semiconductor memory with number of memory banks
08/24/2000DE10003465A1 Multi port semiconductor memory device, e.g. dual port SRAM, has a memory cell array, input and output circuits operating in single clock cycle
08/23/2000EP1030311A1 Decoder connection for memory chips with long bit lines
08/23/2000EP1029326A1 Programmable access protection in a flash memory device
08/22/2000US6108762 Address processor and method therefor
08/22/2000US6108751 Single wire data communication method
08/22/2000US6108266 Memory utilizing a programmable delay to control address buffers
08/22/2000US6108265 Semiconductor memory
08/22/2000US6108245 Write recovery time control circuit in semiconductor memory and control method thereof
08/22/2000US6108229 High performance embedded semiconductor memory device with multiple dimension first-level bit-lines
08/22/2000US6107869 Semiconductor integrated circuit
08/22/2000US6107837 Address decoding circuit
08/17/2000WO2000031729A3 A digital memory structure and device, and methods for the management thereof
08/16/2000EP1028432A1 Logic circuit
08/16/2000EP1028431A2 Shielded bitlines for static rams
08/16/2000CN1263615A Method and apparatus for audibly indicating when predetermined location has been encountered in stored data
08/15/2000USRE36821 Wordline driver circuit having a directly gated pull-down device
08/15/2000US6104669 Method and apparatus for generating memory addresses for testing memory devices
08/15/2000US6104667 Clock control circuit for generating an internal clock signal with one or more external clock cycles being blocked out and a synchronous flash memory device using the same
08/15/2000US6104665 Enhanced word line driver to reduce gate capacitance for low voltage applications
08/15/2000US6104664 Memory address generator circuit and semiconductor memory device
08/15/2000US6104663 Memory array with a simultaneous read or simultaneous write ports
08/15/2000US6104654 High speed sensing of dual port static RAM cell
08/15/2000US6104653 Equilibration circuit and method using a pulsed equilibrate signal and a level equilibrate signal
08/15/2000US6104647 Semiconductor device having redundancy circuit
08/15/2000US6104642 Method and apparatus for 1 of 4 register file design
08/15/2000US6104627 Semiconductor memory device
08/15/2000US6104209 Low skew differential receiver with disable feature
08/15/2000US6104208 Programmable logic device incorporating function blocks operable as wide-shallow RAM
08/10/2000WO2000046807A1 Improved word line boost circuit
08/09/2000EP1025565A1 High speed memory self-timing circuitry and methods for implementing the same
08/09/2000CN1262754A Computer memory organization
08/08/2000USRE36813 Semiconductor memory device having an improved wiring and decoder arrangement to decrease wiring delay
08/08/2000US6101623 Current reduction circuit for testing purpose
08/08/2000US6101579 Multi-port memory device having masking registers
08/08/2000US6101152 Method of operating a synchronous memory device
08/08/2000US6101149 Memory module having module control circuit
08/08/2000US6101148 Dynamic random access memory
08/08/2000US6101146 Semiconductor integrated circuit device
08/08/2000US6101142 Power up initialization circuit responding to an input signal
08/08/2000US6101124 Memory block for realizing semiconductor memory devices and corresponding manufacturing process
08/08/2000US6101123 Nonvolatile semiconductor memory with programming and erasing verification
1 ... 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 ... 194