Patents for G11C 8 - Arrangements for selecting an address in a digital store (19,368) |
---|
01/04/2005 | US6839821 Method and apparatus for memory control circuit |
01/04/2005 | US6839288 Latch scheme with invalid command detector |
01/04/2005 | US6839283 Non-volatile semiconductor memory device with reduced chip real estate area for transfer transistors |
01/04/2005 | US6839264 Semiconductor device without adverse effects caused by inclinations of word line and bit line |
01/04/2005 | US6838901 Semiconductor integrated circuits with power reduction mechanism |
12/30/2004 | US20040268065 Methods and apparatuses for determining the state of a memory element |
12/30/2004 | US20040264291 Data pass control device for masking write ringing in DDR SDRAM and method thereof |
12/30/2004 | US20040264290 Method for masking ringing in ddr sdram |
12/30/2004 | US20040264289 Timer lockout circuit for synchronous applications |
12/30/2004 | US20040264288 Timing circuit and method of changing clock period |
12/30/2004 | US20040264286 Apparatus and method including a memory device having multiple sets of memory banks with duplicated data emulating a fast access time, fixed latency memory device |
12/30/2004 | US20040264284 Assignment of queue execution modes using tag values |
12/30/2004 | US20040264283 Method for playing multimedia files in a terminal |
12/30/2004 | US20040264282 Predecode column architecture and method |
12/30/2004 | US20040264281 Charge recycling decoder, method, and system |
12/30/2004 | US20040264280 Subarray control and subarray cell access in a memory module |
12/30/2004 | US20040264279 High performance gain cell architecture |
12/30/2004 | US20040264278 Semiconductor memory device capable of accessing data in continuous burst mode regardless of location of accessed data |
12/30/2004 | US20040264251 Synchronous up/down address generator for burst mode read |
12/30/2004 | US20040263191 Method for controlling delay time of signal in semiconductor device |
12/30/2004 | US20040262665 Semiconductor storage device, method for operating thereof, semiconductor device and portable electronic equipment |
12/29/2004 | EP1492121A2 Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission system |
12/29/2004 | EP1492120A2 Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission system |
12/29/2004 | EP1490875A1 Asynchronous interface circuit and method for a pseudo-static memory device |
12/29/2004 | EP1490750A2 Device for storing data and method for dividing space for data storing |
12/28/2004 | US6836447 Circuit and method for synchronizing multiple digital data paths |
12/28/2004 | US6836442 Nonvolatile memory device having a voltage booster with a discharge circuit activated during standby |
12/28/2004 | US6836165 DLL circuit and method of generating timing signals |
12/23/2004 | WO2004112241A1 High-frequency power amplifier module |
12/23/2004 | WO2004112041A2 Low power manager for standby operation |
12/23/2004 | WO2004111856A1 Memory device supporting a dynamically configurable core organisation |
12/23/2004 | US20040260934 Memory chip having an integrated address scrambler unit and method for scrambling an address in an integrated memory |
12/23/2004 | US20040257902 Magnetoresistive random access memory device structures and methods for fabricating the same |
12/23/2004 | US20040257846 Nonvolatile semiconductor memory with X8/X16 operation mode using address control |
12/23/2004 | DE19841005B4 Halbleiterplattenlaufwerk und Verfahren zum Erzeugen einer physikalisch/logischen Adressenumsetzungstabelle A semiconductor disk drive and method for generating a physical / logical address conversion table |
12/23/2004 | DE10323863A1 Integrierte Schaltung und Verfahren zum Betreiben einer integrierten Schaltung Integrated circuit and method for operating an integrated circuit |
12/23/2004 | DE102004024841A1 Semiconductor memory device for use in super twisted nematic thin film transistor LCD, has write bit line divider connecting write-only bit lines of bit cell array blocks together based on block division control signals |
12/22/2004 | EP1489619A2 Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission system |
12/22/2004 | EP1488427A1 A volumetric data storage apparatus comprising a plurality of stacked matrix-addressable memory devices |
12/22/2004 | EP1488425A2 Inexact addressable digital memory |
12/22/2004 | EP1214713A4 Architecture, method(s) and circuitry for low power memories |
12/22/2004 | CN1181493C Semiconductor storage device |
12/22/2004 | CN1181492C Improved word line boost circuit |
12/21/2004 | US6834334 Method and apparatus for address decoding of embedded DRAM devices |
12/21/2004 | US6834023 Method and apparatus for saving current in a memory device |
12/21/2004 | US6834004 Semiconductor integrated circuit having logic circuit comprising transistors with lower threshold voltage values and improved pattern layout |
12/21/2004 | US6833624 System and method for row decode in a multiport memory |
12/16/2004 | WO2004109709A1 Semiconductor storage device and semiconductor storage device bit line selection method |
12/16/2004 | WO2004109703A1 Deterministic addressing of nanoscale devices assembled at sublithographic pitches |
12/16/2004 | US20040252574 Word line transistor stacking for leakage control |
12/16/2004 | US20040252573 Low power manager for standby operation |
12/16/2004 | US20040252558 Semiconductor memory device including MOS transistor having a floating gate and a control gate |
12/16/2004 | US20040252555 Fast discharge for program and verification |
12/16/2004 | US20040252552 Nonvolatile semiconductor memory with a page mode |
12/16/2004 | US20040252550 Integrated circuit and method for operating an integrated circuit |
12/16/2004 | US20040251945 Shared delay circuit of a semiconductor device |
12/16/2004 | DE10322541A1 Memory chip with integral address scrambling unit whereby the address can be scrambled in different ways according to the address control bits |
12/16/2004 | DE10319970A1 Circuit for accessing a RAM memory, especially an SRAM memory, has a clock pulse masking cell for suppressing access to the memory dependent on an enable signal applied to it |
12/15/2004 | EP1486982A2 Latency control circuit and method of latency control |
12/15/2004 | CN1555560A Background operation for memory cells |
12/14/2004 | US6832177 Method of addressing individual memory devices on a memory module |
12/14/2004 | US6831484 Semiconductor integrated circuit having logic circuit comprising transistors with lower threshold voltage values and improved pattern layout |
12/14/2004 | US6831317 System with meshed power and signal buses on cell array |
12/09/2004 | WO2004107348A1 Circuit configuration for a current switch of a bit/word line of a mram device |
12/09/2004 | US20040246812 Decode path gated low active power SRAM |
12/09/2004 | US20040246807 Multi-port memory device with stacked banks |
12/09/2004 | US20040246806 Semiconductor memory having a flexible dual-bank architecture with improved row decoding |
12/09/2004 | DE10332449A1 FIFO or first-in first-out shift register has a circuit arrangement with register elements each having a memory element of a masking memory for storage of first and second validity information |
12/08/2004 | CN1554097A Memory device having different burst order addressing for read and write operations |
12/08/2004 | CN1179415C Voltage reverting circuit |
12/07/2004 | US6829673 Latched address multi-chunk write to EEPROM |
12/07/2004 | US6829194 Semiconductor device that enables simultaneous read and write/read operation |
12/07/2004 | US6829193 Power supply control circuit for use in semiconductor storage device |
12/07/2004 | US6829192 Semiconductor memory |
12/07/2004 | US6829180 High performance semiconductor memory devices |
12/07/2004 | US6829155 Nonvolatile ferroelectric memory device |
12/07/2004 | US6828835 Delay locked loop circuit interoperable with different applications |
12/07/2004 | US6828827 Complementary input dynamic logic for complex logic functions |
12/02/2004 | WO2004104841A1 Address conversion buffer power control method and device thereof |
12/02/2004 | WO2004104819A1 Parallel processing device and parallel processing method |
12/02/2004 | US20040240309 On die voltage regulator |
12/02/2004 | US20040240304 Method and apparatus for rapidly storing data in memory cell without voltage loss |
12/02/2004 | US20040240302 Synchronous semiconductor memory device with input-data controller advantagous to low power and high frequency |
12/02/2004 | US20040240300 Semiconductor memory device with selectively connectable segmented bit line member and method of driving the same |
12/02/2004 | US20040240287 Random-access memory devices comprising a dioded buffer |
12/02/2004 | US20040240279 Boosting circuit in semiconductor memory device |
12/02/2004 | US20040240269 Latched programming of memory and method |
12/02/2004 | US20040240260 Information storage apparatus and information processing apparatus using the same |
12/02/2004 | US20040240257 Random access decoder |
12/01/2004 | CN1551359A Semiconductor storage device and its operating method,semiconductordevice and portable electronic device |
12/01/2004 | CN1551235A Semiconductor device for domain crossing |
12/01/2004 | CN1550992A Method and circuit for allocating memory arrangement addresses |
12/01/2004 | CN1178504C Method of downloading of data to MPEG receiver/decoder and MPEG transmission system for implementing the same |
11/30/2004 | US6826115 Circuits and methods for providing page mode operation in semiconductor memory device having partial activation architecture |
11/30/2004 | US6826112 Low power logic gate |
11/30/2004 | US6826110 Cell circuit for multiport memory using decoder |
11/30/2004 | US6826106 Asynchronous hidden refresh of semiconductor memory |
11/30/2004 | US6826098 Semiconductor memory having multiple redundant columns with offset segmentation boundaries |
11/30/2004 | US6826069 Interleaved wordline architecture |
11/30/2004 | US6826068 Fast data readout semiconductor storage apparatus |