Patents
Sitemap › G11 - Information storage › G11C - Static stores › G11C 8 - Arrangements for selecting an address in a digital store
Patents for G11C 8 - Arrangements for selecting an address in a digital store (19,368)
12/2002
12/04/2002EP1119859B1 Dual-port memory location
12/04/2002CN1383153A 多口存储单元结构 Multi-port memory cell structure
12/03/2002US6490356 Broadcast receiving system comprising a computer and a decoder
12/03/2002US6490222 Decoding circuit for controlling activation of wordlines in a semiconductor memory device
12/03/2002US6490221 Semiconductor memory device with low power consumption
12/03/2002US6490217 Select line architecture for magnetic random access memories
12/03/2002US6490196 Method for operating a nonvolatile memory having embedded word lines
12/03/2002US6489822 Delay locked loop with delay control unit for noise elimination
12/03/2002US6489796 Semiconductor device provided with boost circuit consuming less current
11/2002
11/28/2002WO2002005281A9 A high speed dram architecture with uniform access latency
11/28/2002US20020176312 Semiconductor memory device row decoder structures having reduced layout area, and methods of operating the same
11/28/2002US20020176311 RAM having dynamically switchable access modes
11/28/2002US20020176307 Bank control circuit in rambus DRAM and semiconductor memory device thereof
11/28/2002US20020176303 Device and method for repairing a memory array by storing each bit in multiple memory cells in the array
11/28/2002US20020176275 Alternating reference wordline scheme for fast dram
11/28/2002US20020176272 Select line architecture for magnetic random access memories
11/28/2002US20020175354 Semiconductor device
11/28/2002DE10161128A1 Mit einem Taktsignal synchron arbeitende Halbleiterspeichervorrichtung With a clock signal synchronously operating the semiconductor memory device
11/27/2002EP1259963A1 Memory device with support for unaligned access
11/27/2002EP0974230B1 Method of downloading of data to an mpeg receiver/decoder
11/27/2002EP0968609B1 Signal generation and broadcasting
11/27/2002EP0870241B1 Protocol for communication with dynamic memory
11/27/2002CN1095123C 半导体装置 Semiconductor device
11/26/2002US6487140 Circuit for managing the transfer of data streams from a plurality of sources within a system
11/26/2002US6487139 Memory row line driver circuit
11/26/2002US6487138 Semiconductor memory
11/26/2002US6487135 Semiconductor device
11/26/2002US6486885 Memory device and method
11/26/2002US6486715 System and method for achieving fast switching of analog voltages on large capacitive load
11/26/2002US6486713 Differential input buffer with auxiliary bias pulser circuit
11/26/2002US6486651 Integrated circuit devices having a delay locked loop that is configurable for high-frequency operation during test and methods of operating same
11/21/2002WO2002093580A1 Method and apparatus for asynchronously controlling a dram array in an sram environment
11/21/2002US20020174392 Memory control device and method
11/21/2002US20020174311 Method and apparatus for coordinating memory operations among diversely-located memory components
11/21/2002US20020174298 Ultra High-speed DDP-SRAM cache
11/21/2002US20020172200 Method and system for integrating packet type information with synchronization symbols
11/21/2002US20020172088 Supply noise reduction in memory device column selection
11/21/2002US20020172087 Address control apparatus of semiconductor memory device using bank address
11/21/2002US20020171437 Semiconductor memory device having noise tolerant input buffer
11/20/2002EP1258007A1 Wordline driver for flash memory read mode
11/20/2002EP1010320B1 Broadcast receiving system comprising a computer and a decoder
11/20/2002CN1380695A Semiconductor IC device and design method thereof
11/19/2002US6484268 Signal transmission system having a timing adjustment circuit
11/19/2002US6483773 Method for generating memory addresses for testing memory devices
11/19/2002US6483771 Semiconductor memory device and method of operation having delay pulse generation
11/19/2002US6483769 SDRAM having posted CAS function of JEDEC standard
11/19/2002US6483767 Method of constructing a very wide, very fast distributed memory
11/19/2002US6483765 Semiconductor memory device and bit line connecting method thereof
11/19/2002US6483756 Sequence circuit and semiconductor device using sequence circuit
11/19/2002US6483754 Self-time scheme to reduce cycle time for memories
11/19/2002US6483753 Endianess independent memory interface
11/19/2002US6483742 Bit map addressing schemes for flash memory
11/19/2002US6483739 4T memory with boost of stored voltage between standby and active
11/19/2002US6483368 Addressable diode isolated thin film cell array
11/19/2002US6483359 Delay locked loop for use in semiconductor memory device
11/14/2002WO2002091383A2 A secure poly fuse rom with a power-on or on-reset hardware security features and method therefor
11/14/2002US20020169919 Column address path circuit and method for memory devices having a burst access mode
11/14/2002US20020167945 Method and system for packet ordering based on packet type
11/14/2002US20020167843 Method and apparatus for multiple byte or page mode programming and reading of a flash memory array
11/14/2002US20020167837 Memory cell with increased capacitance
11/14/2002US20020167834 Memory cell having reduced leakage current
11/14/2002US20020167833 Two-stage memory cell
11/14/2002US20020167830 Semiconductor device and process for manufacturing the same
11/13/2002EP1256116A2 Flash memory architecture employing three layer metal interconnect
11/13/2002EP1116240B1 Wordline driver for flash electrically erasable programmable read only memory (eeprom)
11/13/2002EP0966742B1 Pump control circuit
11/13/2002CN1379903A Method and apparatus for improving cell life of sequential counters stored in non-voltage memory
11/13/2002CN1379411A Shift register with selective multiple shifts
11/12/2002US6480439 Semiconductor device
11/12/2002US6480435 Semiconductor memory device with controllable operation timing of sense amplifier
11/12/2002US6480408 Twisted global column decoder
11/12/2002US6480055 Decoder element for generating an output signal having three different potentials and an operating method for the decoder element
11/12/2002US6480044 Semiconductor circuit configuration
11/07/2002WO2002078001A3 Memory device with row and column decoder circuits arranged in a checkerboard pattern under a plurality of memory arrays
11/07/2002US20020163851 Synchronous semiconductor memory device for controlling cell operations by using frequency information of a clock signal
11/07/2002US20020163849 Memory circuit having a plurality of memory areas
11/07/2002US20020163846 Semiconductor device
11/07/2002US20020163843 Word line driver for a semiconductor memory device
11/07/2002US20020163839 Methods of reading and/or writing data to memory devices including virtual ground lines and/ or multiple write circuits and related devices
11/07/2002US20020163833 String programmable nonvolatile memory with NOR architecture
11/07/2002DE10217290A1 Verfahren zum Schreiben in einen RAM mit Spaltenlöschung Method of writing into RAM columns deletion
11/07/2002DE10153892A1 Halbleiterspeichervorrichtung zur gleichzeitigen Eingabe von N Datensignalen Semiconductor memory device for simultaneous input of N data signals
11/07/2002DE10121199A1 Circuit for read-out memory cells of memory matrix
11/06/2002EP1255254A2 Word line driver for a semiconductor memory device
11/06/2002EP1254459A2 Voltage boost level clamping circuit for a flash memory
11/06/2002EP1105875B1 On-chip word line voltage generation for dram embedded in logic process
11/06/2002EP0968610B1 Transmission and reception of television programmes and other data
11/06/2002CN1378694A Flash memory wordline tracking across whole chip
11/05/2002US6477631 Memory device with pipelined address path
11/05/2002US6477108 Semiconductor device including memory with reduced current consumption
11/05/2002US6477107 Integrated circuit memory devices having data selection circuits therein which are compatible with single and dual data rate mode operation and methods of operating same
11/05/2002US6477106 Circuit configuration for deactivating word lines in a memory matrix
11/05/2002US6477105 Semiconductor memory device with a hierarchical word line configuration capable of preventing leakage current in a sub-word line driver
11/05/2002US6477101 Read-ahead electrically erasable and programmable serial memory
11/05/2002US6477093 Semiconductor memory and method of operating same
11/05/2002US6477082 Burst access memory with zero wait states
10/2002
10/31/2002WO2002086906A2 Method for the comparison of the address of a memory access with the already known address of a defective memory cell
10/31/2002US20020161969 Content addressable memory with programmable word width and programmable priority
10/31/2002US20020161964 Method of writing to a RAM with column clear
10/31/2002US20020159552 Method and system for plesiosynchronous communications with null insertion and removal
1 ... 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 ... 194