| Patents for G11C 11 - Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor (76,008) |
|---|
| 01/23/2003 | US20030016566 Semiconductor device, microcomputer and flash memory |
| 01/23/2003 | US20030016565 Devices, circuits and methods for dual voltage generation using single charge pump |
| 01/23/2003 | US20030016564 Semiconductor memory with precharge control |
| 01/23/2003 | US20030016563 Memory cells incorporating a buffer circuit and memory comprising such a memory cell |
| 01/23/2003 | US20030016559 Semiconductor storage device having page copying |
| 01/23/2003 | US20030016558 Nonvolatile memory device and refreshing method |
| 01/23/2003 | US20030016557 Nonvolatile memory device and refreshing method |
| 01/23/2003 | US20030016555 Semiconductor integrated circuit device |
| 01/23/2003 | US20030016554 Semiconductor memory device |
| 01/23/2003 | US20030016553 Vertically stacked field programmable nonvolatile memory and method of fabrication |
| 01/23/2003 | US20030016551 Semiconductor device |
| 01/23/2003 | US20030016550 Semiconductor memory systems, methods, and devices for controlling active termination |
| 01/23/2003 | US20030016076 Semiconductor integrated circuit |
| 01/23/2003 | US20030016075 Semiconductor device including interface circuit, logic circuit, and static memory array having transistors of various threshold voltages and being supplied with various supply voltages |
| 01/23/2003 | US20030016059 Layout method for bit line sense amplifier driver |
| 01/23/2003 | US20030016050 Signal transmitting device suited to fast signal transmission |
| 01/23/2003 | US20030015792 Memory chip and semiconductor device using the memory chip and manufacturing method of those |
| 01/23/2003 | US20030015740 Stepped structure for a multi-rank, stacked polymer memory device and method of making same |
| 01/23/2003 | US20030015735 Semiconductor memory device having cell plate electrodes allowing independent power supply for each redundant replacement unit |
| 01/22/2003 | EP1278198A2 Semiconductor memory device |
| 01/22/2003 | EP1278197A2 Compact analog-multiplexed global sense amplifier for rams |
| 01/22/2003 | EP1277340A1 A storage medium, a data obtaining apparatus, a data holding apparatus, a data obtaining method, and a data holding method |
| 01/22/2003 | EP1277244A2 Method for producing magnetic tunnel contacts, and such a magnetic tunnel contact |
| 01/22/2003 | EP1277209A2 Method of forming memory capacitor contact openings |
| 01/22/2003 | EP0958578B1 Memory device command signal generator |
| 01/22/2003 | CN1393037A Ferroelectric memory device and its manufacturing method, and hybrid device |
| 01/22/2003 | CN1393022A Method of manufacturing spin valve structure |
| 01/22/2003 | CN1392618A Magnetic resistance element and magnetic random access storage using said element |
| 01/22/2003 | CN1392569A Semiconductor storage and its ageing sieving method |
| 01/22/2003 | CN1392568A Word line driver of semiconductor memory device |
| 01/22/2003 | CN1392567A Semiconductor storage capable of compatible two kinds of addrss selective pass waiting time at work |
| 01/22/2003 | CN1392566A Semiconductor storage working at low power consumption |
| 01/22/2003 | CN1392565A Semiconductor storage device |
| 01/22/2003 | CN1099677C 半导体集成电路器件 The semiconductor integrated circuit device |
| 01/21/2003 | US6510517 Method of cryptological authentification in a scanning identification system |
| 01/21/2003 | US6510489 Memory interface circuit |
| 01/21/2003 | US6510193 Charge transfer device and a semiconductor circuit including the device |
| 01/21/2003 | US6510100 Synchronous memory modules and memory systems with selectable clock termination |
| 01/21/2003 | US6510097 DRAM interface circuit providing continuous access across row boundaries |
| 01/21/2003 | US6510096 Power down voltage control method and apparatus |
| 01/21/2003 | US6510095 Semiconductor memory device for operating in synchronization with edge of clock signal |
| 01/21/2003 | US6510094 Method and apparatus for refreshing semiconductor memory |
| 01/21/2003 | US6510093 Method and apparatus for cycle time reduction in a memory system using alternating reference cells and isolated sense lines |
| 01/21/2003 | US6510091 Dynamic precharge decode scheme for fast DRAM |
| 01/21/2003 | US6510088 Semiconductor device having reduced leakage and method of operating the same |
| 01/21/2003 | US6510087 Semiconductor memory device |
| 01/21/2003 | US6510080 Three terminal magnetic random access memory |
| 01/21/2003 | US6510079 MRAM configuration |
| 01/21/2003 | US6510078 Memory cell array and method for manufacturing it |
| 01/21/2003 | US6510077 Current leakage reduction for loaded bit-lines in on-chip memory structures |
| 01/21/2003 | US6510076 Variable read/write margin high-performance soft-error tolerant SRAM bit cell |
| 01/21/2003 | US6510075 Memory cell with increased capacitance |
| 01/21/2003 | US6510073 Two transistor ferroelectric non-volatile memory |
| 01/21/2003 | US6510072 Nonvolatile ferroelectric memory device and method for detecting weak cell using the same |
| 01/21/2003 | US6510071 Ferroelectric memory having memory cell array accessibility safeguards |
| 01/21/2003 | US6510070 Semiconductor memory with built-in cache |
| 01/21/2003 | US6509787 Reference level generator and memory device using the same |
| 01/21/2003 | US6509776 DLL circuit, semiconductor device using the same and delay control method |
| 01/21/2003 | US6509762 Method and apparatus for measuring the phase of captured read data |
| 01/21/2003 | US6509621 Magnetic random access memory capable of writing information with reduced electric current |
| 01/21/2003 | US6509595 DRAM cell fabricated using a modified logic process and method for operating same |
| 01/16/2003 | WO2003005371A1 Charge coupled eeprom device and corresponding method of operation |
| 01/16/2003 | WO2003005369A2 Molecular electronics arrangement and method for producing a molecular electronics arrangement |
| 01/16/2003 | WO2003005368A1 Semiconductor device and memory module |
| 01/16/2003 | WO2003005349A1 Data storage medium with laterally magnetised pads and method for making same |
| 01/16/2003 | WO2002054407A3 Mram write apparatus and method |
| 01/16/2003 | WO2002029819A3 An analog functional module using magnetoresistive memory technology |
| 01/16/2003 | US20030014689 Flash EEprom system |
| 01/16/2003 | US20030013249 Semiconductor wafer, semiconductor chip, semiconductor device and method for manufacturing semiconductor device |
| 01/16/2003 | US20030012076 Semiconductor device |
| 01/16/2003 | US20030012075 Semiconductor memory device |
| 01/16/2003 | US20030012074 Semiconductor memory with improved soft error resistance |
| 01/16/2003 | US20030012072 Method and system for banking register file memory arrays |
| 01/16/2003 | US20030012071 Methods of rerouting dies using antifuses |
| 01/16/2003 | US20030012070 Dynamic semiconductor memory device with adjustable refresh frequency |
| 01/16/2003 | US20030012068 Semiconductor storage device |
| 01/16/2003 | US20030012063 Content addressable memory cell |
| 01/16/2003 | US20030012062 Specialized memory device |
| 01/16/2003 | US20030012060 Technique of controlling noise of power supply in semiconductor memory device |
| 01/16/2003 | US20030012059 Semiconductor integrated circuit device having spare word lines |
| 01/16/2003 | US20030012050 Method for magnetic characteristics modulation and magnetically functioning apparatus |
| 01/16/2003 | US20030012049 Static memory cell having independent data holding voltage |
| 01/16/2003 | US20030012048 VDD modulated sram for highly scaled, high performance cache |
| 01/16/2003 | US20030012047 Mid array isolate ciucuit layout |
| 01/16/2003 | US20030012044 Semiconductor memory device with variably set data input-output terminals and control signal terminals for the same |
| 01/16/2003 | US20030011944 Magneto-resistive effect element, magnetic sensor using magneto-resistive effect, magnetic head using magneto-resistive effect and magnetic memory |
| 01/16/2003 | US20030011417 Delay time controlling circuit and method for controlling delay time |
| 01/16/2003 | US20030011405 Semiconductor integrated circuit |
| 01/16/2003 | US20030011313 Power supply control circuit for use in semiconductor storage device |
| 01/16/2003 | US20030011020 Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping |
| 01/15/2003 | CN1391702A 半导体器件 Semiconductor devices |
| 01/15/2003 | CN1391294A Magnetic resistance effect film and memory therewith |
| 01/15/2003 | CN1391230A Semi-conductor device of data output circuit with adjusting switching rate |
| 01/15/2003 | CN1391229A Clock syncronous semiconductor memory |
| 01/15/2003 | CN1391228A Semiconductor memory for power consumption on reducing update time |
| 01/15/2003 | CN1391166A Semiconductor memory devices |
| 01/15/2003 | CN1099130C Semiconductor apparatus and its work method |
| 01/15/2003 | CN1099119C Semiconductor memory device having circuit array strcture for fast operation |
| 01/15/2003 | CN1099118C Semi-conductor memory device and its testing circuit, memory device system and data transmission system |
| 01/15/2003 | CN1099117C Method for achieving high bandwidth semicondctor memory device and arranging signal lines thereof |