| Patents for G11C 11 - Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor (76,008) |
|---|
| 04/10/2003 | US20030067801 Magneto-resistive memory having sense amplifier with offset control |
| 04/10/2003 | US20030067800 Magnetoresistive element and nonvolatile solid-state memory using the same |
| 04/10/2003 | US20030067799 Adjustable memory self-timing circuit |
| 04/10/2003 | US20030067797 Resistive memory element sensing using averaging |
| 04/10/2003 | US20030067318 Semiconductor integrated circuit |
| 04/10/2003 | US20030067081 Digit line architecture for dynamic memory |
| 04/10/2003 | US20030067013 Phase change nonvolatile storage device and drive circuit |
| 04/09/2003 | EP1300855A2 Semiconductor memory device suitable for merging with logic |
| 04/09/2003 | EP1300853A1 Method for modifying switching field characteristics of magnetic tunnel junctions |
| 04/09/2003 | EP1299885A1 Addressing of memory matrix |
| 04/09/2003 | EP1299714A1 High efficiency magnetic sensor for magnetic particles |
| 04/09/2003 | EP1137996B1 Method and apparatus for high speed data capture using bit-to-bit timing correction, and memory device using same |
| 04/09/2003 | EP1105878B1 Memory cell array and corresponding production method |
| 04/09/2003 | EP1097457B1 Storage cell system in which an electric resistance of a storage element represents an information unit and can be influenced by a magnetic field, and method for producing same |
| 04/09/2003 | EP0990235B1 Electrically addressable passive device, method for electrical addressing of the same and uses of the device and the method |
| 04/09/2003 | CN1409860A Plateline sensing |
| 04/09/2003 | CN1409322A Circuit structure for simulating polarizing relaxation in ferroelectric memory |
| 04/09/2003 | CN1409321A Reading method for magnet resistance device with soft reference layer |
| 04/09/2003 | CN1409320A Magnetoresistance device of soft reference layer containing embedded conductor |
| 04/09/2003 | CN1105419C Interleaved and sequential counter |
| 04/09/2003 | CN1105358C Semiconductor memory having arithmetic function, and processor using same |
| 04/08/2003 | US6546503 Synchronous semiconductor memory device capable of reducing test cost and method of testing the same |
| 04/08/2003 | US6546446 Synchronous memory device having automatic precharge |
| 04/08/2003 | US6545943 Activation of word lines in semiconductor memory device |
| 04/08/2003 | US6545941 Clock synchronous circuit |
| 04/08/2003 | US6545940 Semiconductor integrated circuit having enhanced acquisition of external signal |
| 04/08/2003 | US6545938 Buffering circuit in a semiconductor memory device |
| 04/08/2003 | US6545937 Write circuit of a memory device |
| 04/08/2003 | US6545936 Pipeline structure of memory for high-fast row-cycle |
| 04/08/2003 | US6545935 Dual-port DRAM architecture system |
| 04/08/2003 | US6545934 Semiconductor memory device having configuration suited for high integration |
| 04/08/2003 | US6545933 Semiconductor memory |
| 04/08/2003 | US6545932 SDRAM and method for data accesses of SDRAM |
| 04/08/2003 | US6545931 Semiconductor memory device with improved flexible redundancy scheme |
| 04/08/2003 | US6545925 Semiconductor device with self refresh test mode |
| 04/08/2003 | US6545924 Semiconductor memory device |
| 04/08/2003 | US6545923 Negatively biased word line scheme for a semiconductor memory device |
| 04/08/2003 | US6545922 Semiconductor memory device |
| 04/08/2003 | US6545921 Semiconductor memory device allowing spare memory cell to be tested efficiently |
| 04/08/2003 | US6545919 Semiconductor memory and output signal control method and circuit in semiconductor memory |
| 04/08/2003 | US6545918 Semiconductor memory device having boosted voltage stabilization circuit |
| 04/08/2003 | US6545917 Circuit for clamping word-line voltage |
| 04/08/2003 | US6545913 Memory cell of nonvolatile semiconductor memory device |
| 04/08/2003 | US6545909 Nonvolatile semiconductor memory device |
| 04/08/2003 | US6545908 Dual conductor inductive sensor for a non-volatile random access ferromagnetic memory |
| 04/08/2003 | US6545906 Method of writing to scalable magnetoresistance random access memory element |
| 04/08/2003 | US6545905 Multi-port memory cell with refresh port |
| 04/08/2003 | US6545902 Ferroelectric memory device |
| 04/08/2003 | US6545901 Semiconductor memory device having a supplemental element for reading data stored in a memory element |
| 04/08/2003 | US6545900 MRAM module configuration |
| 04/08/2003 | US6545897 Dynamic RAM-and semiconductor device |
| 04/08/2003 | US6545896 Storage pack for use in high performance systems |
| 04/08/2003 | US6545892 Semiconductor integrated circuit having logic circuit comprising transistors with lower threshold voltage values and improved pattern layout |
| 04/08/2003 | US6545528 Semiconductor device |
| 04/08/2003 | US6545525 Semiconductor device including interface circuit, logic circuit, and static memory array having transistors of various threshold voltages and being supplied with various supply voltages |
| 04/08/2003 | US6545323 Multilayer; semiconductor substrate, overcoating with dielectric, transistors; barrier, intake, drain zones |
| 04/08/2003 | US6545314 Insulator traps for charge storage |
| 04/08/2003 | US6545311 Semiconductor integrated circuit and nonvolatile memory element |
| 04/08/2003 | US6545297 High density vertical SRAM cell using bipolar latchup induced by gated diode breakdown |
| 04/08/2003 | US6544846 Method of manufacturing a single electron resistor memory device |
| 04/08/2003 | US6544836 Memory cell, memory device and method of fabricating the same |
| 04/03/2003 | WO2003028098A2 Programmable chip-to-substrate interconnect structure and device and method of forming same |
| 04/03/2003 | WO2003028033A2 Segmented metal bitlines |
| 04/03/2003 | WO2003027903A1 A system and method for a multi-node environment with shared storage |
| 04/03/2003 | WO2003027853A1 A system and method for synchronisation for enforcing mutual exclusion among multiple negotiators |
| 04/03/2003 | WO2002080184A3 On-chip circuits for high speed memory testing with a slow memory tester |
| 04/03/2003 | WO2002073658A3 Yield and speed enhancement of semiconductor integrated circuits using post-fabrication transistor mismatch compensation circuitry |
| 04/03/2003 | WO2002065475A3 Self-aligned conductive line for cross-point magnetic memory integrated circuits |
| 04/03/2003 | WO2002019341A3 Semiconductor memory having dual port cell supporting hidden refresh |
| 04/03/2003 | US20030065900 Semiconductor memory asynchronous pipeline |
| 04/03/2003 | US20030065896 System and method for synchronization for enforcing mutual exclusion among multiple negotiators |
| 04/03/2003 | US20030065891 Memory controller and a cache for accessing a main memory, and a system and a method for controlling the main memory |
| 04/03/2003 | US20030065760 System and method for management of a storage area network |
| 04/03/2003 | US20030065686 System and method for a multi-node environment with shared storage |
| 04/03/2003 | US20030065672 System and method for implementing journaling in a multi-node environment |
| 04/03/2003 | US20030063519 Semiconductor integrated circuit device |
| 04/03/2003 | US20030063518 Programming methods and circuits for semiconductor memory cell and memory array using a breakdown phenomena in an ultra-thin dielectric |
| 04/03/2003 | US20030063517 Integrated circuits with parallel self-testing |
| 04/03/2003 | US20030063516 Refreshing memory cells in integrated circuits |
| 04/03/2003 | US20030063515 Multi-port memory cells |
| 04/03/2003 | US20030063514 Integrated data input sorting and timing circuit for double data rate (DDR) dynamic random access memory (DRAM) devices |
| 04/03/2003 | US20030063512 Semiconductor storage device |
| 04/03/2003 | US20030063511 Leakage-tolerant memory arrangements |
| 04/03/2003 | US20030063509 Semiconductor memory device capable of imposing large stress on transistor |
| 04/03/2003 | US20030063508 Semiconductor memory and its driving method |
| 04/03/2003 | US20030063506 Integrated memory device, method of operating an integrated memory, and memory system having a plurality of integrated memories |
| 04/03/2003 | US20030063505 Dram |
| 04/03/2003 | US20030063502 Distributed write data drivers for burst access memories |
| 04/03/2003 | US20030063501 Memory with shared bit lines |
| 04/03/2003 | US20030063499 Non-volatile memory device |
| 04/03/2003 | US20030063497 256 meg dynamic random access memory |
| 04/03/2003 | US20030063496 Memory sense amplifier |
| 04/03/2003 | US20030063493 Semiconductor memory device improving operation margin and increasing operation speed regardless of variations in semiconductor manufacturing processes |
| 04/03/2003 | US20030063492 Digital magnetic memory cell device |
| 04/03/2003 | US20030063491 Magneto resistive film, method of manufacturing magnetoresistive film, and memory using magnetoresistive film |
| 04/03/2003 | US20030063489 Semiconductor device with high speed latch operation |
| 04/03/2003 | US20030063488 Ferroelectric memory and a test method thereof |
| 04/03/2003 | US20030063160 Variable size inlets in inkjet printhead |
| 04/03/2003 | US20030062975 Magnetoresistive effect element, magnetic memory and magnetic head |
| 04/03/2003 | US20030062949 Semiconductor integrated circuit device with clock distribution configuration therein |