Patents
Sitemap › G11 - Information storage › G11C - Static stores › G11C 8 - Arrangements for selecting an address in a digital store
Patents for G11C 8 - Arrangements for selecting an address in a digital store (19,368)
11/2007
11/22/2007WO2007133309A2 Tandem reactor system having an injectively-mixed backmixing reaction chamber, tubular-reactor, and axially movable interface
11/22/2007US20070271411 Function switching method and function switching device, data storing method and data storing device, as well as equipment and air conditioner
11/22/2007US20070268777 Integrated Semiconductor Memory Device with Clock Generation
11/22/2007US20070268776 Semiconductor memory device and test method thereof
11/22/2007US20070268775 NAND system with a data write frequency greater than a command-and-address-load frequency
11/22/2007US20070268774 High voltage transfer circuit and row decoder circuit comprising a high voltage transfer circuit
11/22/2007US20070268773 Programming a non-volatile memory device
11/22/2007US20070268772 Semiconductor memory and operating method of same
11/22/2007US20070268771 Semiconductor memory device
11/22/2007US20070268770 Semiconductor memory device
11/22/2007US20070268761 Integrated circuit having memory array including row redundancy, and method of programming, controlling and/or operating same
11/22/2007US20070268760 Semiconductor memory in which fuse data transfer path in memory macro is branched
11/22/2007DE112005003305T5 Speicher mit auswählbarer Einzelzellen- oder Doppelzellenkonfiguration und Verfahren zum Betreiben eines Speichers Memory with selectable single cell or double cell configuration and method of operating a memory
11/22/2007DE10046578B4 Integrierter Speicherbaustein und Speicheranordnung mit mehreren Speicherbausteinen sowie Verfahren zum Betrieb einer solchen Speicheranordnung Built-in memory chip and memory array having a plurality of memory devices and methods for operating such a memory array
11/21/2007EP1858023A1 Storage device with a non-volatile storage matrix
11/21/2007EP1543411B1 Processor with explicit information on information to be secured in sub-program branches
11/21/2007CN100350507C Semiconductor stroage device
11/21/2007CN100350400C Adaptive throttling memory accesses, such as throttling RDRAm accesses in real-time system
11/21/2007CN100350393C Semiconductor memory devices
11/20/2007US7298670 Integrated circuit with analog or multilevel storage cells and user-selectable sampling frequency
11/20/2007US7298669 Tri-mode clock generator to control memory array access
11/20/2007US7298668 Semiconductor memory module with bus architecture
11/20/2007US7298667 Latency control circuit and method of latency control
11/20/2007US7298666 Device for distributing input data for memory device
11/20/2007US7298665 Dual-mode decoder circuit, integrated circuit memory array incorporating same, and related methods of operation
11/20/2007US7298662 Semiconductor device with power down arrangement for reduce power consumption
11/20/2007US7298650 Page buffer for a programmable memory device
11/20/2007US7298196 Level shifter circuit with stress test function
11/20/2007US7298192 Digital DLL device, digital DLL control method, and digital DLL control program
11/20/2007US7298189 Delay locked loop circuit
11/20/2007US7298157 Device for generating internal voltages in burn-in test mode
11/15/2007WO2007089802A3 Tunneling-resistor-junction-based microscale/nanoscale demultiplexer arrays
11/15/2007WO2006041790A3 Column decoding architecture for flash memories
11/15/2007US20070263476 Methods and apparatus for inline characterization of high speed operating margins of a storage element
11/15/2007US20070263475 Using common mode differential data signals of ddr2 sdram for control signal transmission
11/15/2007US20070263474 Memory with level shifting word line driver and method thereof
11/15/2007US20070263473 Dual Mode Digital Multimedia Connector
11/15/2007US20070263472 Process environment variation evaluation
11/15/2007US20070263433 Semiconductor device
11/15/2007DE102007021307A1 Speichermodul und Verfahren zur Herstellung und zur Verwendung Storage modulus and methods of making and using
11/15/2007DE102006022268A1 Data carrier e.g. CD, protecting method for use in e.g. audio, video and navigation data reproducing device, involves referencing added additional audio, video and/or navigation data physically and/or logically on data structure instruction
11/15/2007DE10106775B4 Spannungsdetektionsschaltung für ein Halbleiterspeicherbauelement Voltage detection circuit for a semiconductor memory device
11/14/2007CN100349230C High-speed, low-tension nonvolatile memory
11/13/2007US7295487 Storage circuit and method therefor
11/13/2007US7295486 Memory and driving method therefor
11/13/2007US7295485 Memory architecture with advanced main-bitline partitioning circuitry for enhanced erase/program/verify operations
11/13/2007US7295483 Semiconductor memory
11/13/2007US7295480 Semiconductor memory repair methodology using quasi-non-volatile memory
11/13/2007US7295457 Integrated circuit chip with improved array stability
11/08/2007WO2007124557A1 Dynamic random access memory with fully independent partial array refresh function
11/08/2007US20070259570 Portable flash storage device
11/08/2007US20070258314 Driving method based on a binary architecture
11/08/2007US20070258313 Dual port random-access-memory circuitry
11/08/2007US20070258312 Memory Cell Array with Multiple Drivers
11/08/2007US20070258304 Method and System for Preventing Noise Disturbance in High Speed, Low Power Memory
11/08/2007US20070258303 Semiconductor Memory Device
11/08/2007US20070257306 Semiconductor memory device and method for producing the same
11/08/2007DE112005003228T5 Speicherschaltung mit einem internen Spaltenzähler für den Kompressionsprüfmodus und Verfahren zum Prüfen eines Speichers in einem Kompressionsprüfmodus A memory circuit comprising an internal column counter for the compression test and method for testing a memory in a compression test
11/07/2007EP1852872A1 Dual port random-access-memory circuitry
11/07/2007EP1537483B1 A memory circuit comprising a non-volatile ram and a ram
11/07/2007CN100347684C Recording system, data recording device, memory device, and data recording method
11/06/2007US7292500 Reducing read data strobe latency in a memory system
11/06/2007US7292499 Semiconductor device including duty cycle correction circuit
11/06/2007US7292498 Factored nanoscale multiplexer/demultiplexer circuit for interfacing nanowires with microscale and sub-microscale electronic devices
11/06/2007US7292497 Multi-bank memory
11/06/2007US7292489 Circuits and methods of temperature compensation for refresh oscillator
11/06/2007US7292486 Methods and circuits for latency control in accessing memory devices
11/06/2007US7292482 Multivibrator protected against current or voltage spikes
11/06/2007US7292470 Thin film magnetic memory device writing data with bidirectional current
11/06/2007US7292074 Write driver with continuous impedance match and improved common mode symmetry
11/01/2007WO2007124205A2 Mram array with reference cell row and method of operation
11/01/2007WO2007122083A1 Dynamic memory cell structures
11/01/2007US20070255919 Memory controller device having timing offset capability
11/01/2007US20070253277 Semiconductor integrated circuit device, data processing system and memory system
11/01/2007US20070253276 Method of preventing dielectric breakdown of semiconductor device and semiconductor device preventing dielectric breakdown
11/01/2007US20070253275 Clock-Gated Model Transformation for Asynchronous Testing of Logic Targeted for Free-Running, Data-Gated Logic
11/01/2007US20070253274 Memory
11/01/2007US20070253273 Memory
11/01/2007US20070253272 Semiconductor memory device capable of executing high-speed read
10/2007
10/31/2007DE102004002437B4 Verzögerungsregelkreis, integrierte Schaltung und Betriebsverfahren Delay locked loop, integrated circuit and method of operation
10/31/2007CN101064156A Disc with temporary disc definition structure and temporary defect list, and method of and apparatus for managing defect in the same
10/31/2007CN100346328C Method employed by a base station for transferring data
10/30/2007US7290118 Address control system for a memory storage device
10/30/2007US7290098 Method and apparatus for interleaving data streams
10/30/2007US7290078 Serial memory comprising means for protecting an extended memory array during a write operation
10/30/2007US7289387 Wordline decoder of non-volatile memory device using HPMOS
10/30/2007US7289386 Memory module decoder
10/30/2007US7289385 Bank selection signal control circuit for use in semiconductor memory device, and bank selection control method
10/30/2007US7289384 Method for writing to multiple banks of a memory device
10/30/2007US7289379 Memory devices and methods of operation thereof using interdependent sense amplifier control
10/30/2007US7289378 Reconstruction of signal timing in integrated circuits
10/30/2007US7289377 Internal voltage generator capable of regulating an internal voltage of a semiconductor memory device
10/30/2007US7289371 Semiconductor memory device and electronic equipment
10/30/2007US7289367 Semiconductor memory device capable of carrying out stable operation
10/30/2007US7289365 Nonvolatile semiconductor memory device in which write and erase threshold voltages are set at levels symmetrical about neutral threshold voltage of cell transistor
10/30/2007US7289346 Semiconductor integrated circuit
10/25/2007WO2007120970A2 Bit line precharge in embedded memory
10/25/2007WO2007120937A2 System and method for low power wordline logic for a memory
10/25/2007US20070247963 Semiconductor memory device
10/25/2007US20070247962 Semiconductor integrated circuit device, data processing system and memory system
1 ... 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 ... 194