| Patents for G11C 8 - Arrangements for selecting an address in a digital store (19,368) | 
|---|
| 05/13/2008 | US7372756 Non-skipping auto-refresh in a DRAM | 
| 05/13/2008 | US7372739 High voltage generation and regulation circuit in a memory device | 
| 05/13/2008 | US7372737 Nonvolatile memory and method of driving the same | 
| 05/08/2008 | WO2007120970A3 Bit line precharge in embedded memory | 
| 05/08/2008 | US20080106967 Method and apparatus for communicating command and address signals | 
| 05/08/2008 | US20080106964 Semiconductor storage device | 
| 05/08/2008 | US20080106963 Circuit and method for an SRAM with two phase word line pulse | 
| 05/08/2008 | US20080106962 Memory device and method thereof | 
| 05/08/2008 | US20080106959 Semiconductor memory device having advanced test mode | 
| 05/08/2008 | US20080106953 Multi-port memory devices | 
| 05/08/2008 | DE19807014B4 Halbleiterspeicherelement mit verbesserter Datenausgabegeschwindigkeit The semiconductor memory device with improved data output rate | 
| 05/06/2008 | US7370252 Interleaving apparatus and method for orthogonal frequency division multiplexing transmitter | 
| 05/06/2008 | US7370237 Semiconductor memory device capable of accessing all memory cells | 
| 05/06/2008 | US7369457 Semiconductor memory device | 
| 05/06/2008 | US7369456 DRAM memory with autoprecharge | 
| 05/06/2008 | US7369455 Calibration circuit of a semiconductor memory device and method of operating the same | 
| 05/06/2008 | US7369454 Semiconductor integrated circuit device | 
| 05/06/2008 | US7369453 Multi-port memory device and method of controlling the same | 
| 05/02/2008 | WO2008052130A1 Memory device with configurable delay tracking | 
| 05/02/2008 | WO2008016950A3 Method and apparatus for memory array incorporating two data busses for memory array block selection | 
| 05/01/2008 | US20080101149 Hierarchical decoding of dense memory arrays using multiple levels of multiple-headed decoders | 
| 05/01/2008 | US20080101148 Memory row decoder | 
| 05/01/2008 | US20080101140 Cas latency circuit and semiconductor memory device including the same | 
| 05/01/2008 | US20080101130 Semiconductor device | 
| 04/30/2008 | EP1497733A4 Destructive-read random access memory system buffered with destructive-read memory cache | 
| 04/30/2008 | DE10106775B9 Spannungsdetektionsschaltung für ein Halbleiterspeicherbauelement Voltage detection circuit for a semiconductor memory device | 
| 04/30/2008 | CN101169971A Electronic hard disk | 
| 04/29/2008 | USRE40282 Edge transition detection circuitry for use with test mode operation of an integrated circuit memory device | 
| 04/29/2008 | US7366968 Data processing apparatus, and its processing method, program product and mobile telephone apparatus | 
| 04/29/2008 | US7366827 Method and apparatus for selectively transmitting command signal and address signal | 
| 04/29/2008 | US7366822 Semiconductor memory device capable of reading and writing data at the same time | 
| 04/29/2008 | US7366051 Word line driver circuitry and methods for using the same | 
| 04/29/2008 | US7366050 Apparatus and method for data outputting | 
| 04/29/2008 | US7366049 Apparatus and method for updating data in a dual port memory | 
| 04/29/2008 | US7366031 Memory arrangement and method for addressing a memory | 
| 04/29/2008 | US7366016 Nonvolatile semiconductor memory | 
| 04/29/2008 | US7366012 Synchronous memory device with reduced power consumption | 
| 04/29/2008 | US7364961 SRAM cell design for soft error rate immunity | 
| 04/24/2008 | WO2008046688A1 Storage medium comprising memory cells, method for addressing memory cells in the storage medium, and device for recording and rendering data in/from memory cells in the storage medium | 
| 04/24/2008 | US20080094933 Low-power dram and method for driving the same | 
| 04/24/2008 | US20080094932 Semiconductor memory device and methods thereof | 
| 04/24/2008 | US20080094870 Semiconductor memory device | 
| 04/24/2008 | DE19953323B4 SDRAM-Speicherbaustein und CAS-Verzögerungssteuerschaltung SDRAM memory module and CAS delay control circuit | 
| 04/23/2008 | EP1913668A2 System and method for protecting ic components | 
| 04/23/2008 | EP1913597A2 Memory device and method having multiple address, data and command buses | 
| 04/23/2008 | CN100383968C Stacked semiconductor memory device | 
| 04/23/2008 | CN100383894C Integrate circuit and method for operating the same | 
| 04/22/2008 | US7363436 Collision detection in a multi-port memory system | 
| 04/22/2008 | US7362651 Using common mode differential data signals of DDR2 SDRAM for control signal transmission | 
| 04/22/2008 | US7362650 Memory arrangement having a plurality of RAM chips | 
| 04/22/2008 | US7362649 Memory control device and memory control method | 
| 04/22/2008 | US7362648 Memory system, memory device, and output data strobe signal generating method | 
| 04/22/2008 | US7362643 Semiconductor-memory device and bank refresh method | 
| 04/22/2008 | US7362635 Semiconductor memory device | 
| 04/22/2008 | US7362631 Semiconductor memory device capable of controlling drivability of overdriver | 
| 04/22/2008 | US7362626 Asynchronous, high-bandwidth memory component using calibrated timing elements | 
| 04/22/2008 | US7362619 Data strobe synchronization circuit and method for double data rate, multi-bit writes | 
| 04/22/2008 | US7362618 Flash EEprom system | 
| 04/17/2008 | US20080089167 Semiconductor memory and memory module | 
| 04/17/2008 | US20080089166 Output control signal generating circuit | 
| 04/17/2008 | US20080089165 Semiconductor device | 
| 04/17/2008 | US20080089163 Semiconductor memory device and method for arranging and manufacturing the same | 
| 04/17/2008 | US20080089150 Semiconductor memory apparatus and method of controlling redundancy thereof | 
| 04/17/2008 | US20080089148 Voltage contol apparatus and method of controlling voltage using the same | 
| 04/17/2008 | US20080089145 Dual port sram with dedicated read and write ports for high speed read operation and low leakage | 
| 04/17/2008 | US20080089144 Very Small Swing High Performance Asynchronous CMOS Static Memory (Multi-Port Register File) With Power Reducing Column Multiplexing Scheme | 
| 04/17/2008 | US20080089139 Memory accessing circuit system | 
| 04/17/2008 | US20080089130 Non-volatile memory devices and methods of programming the same | 
| 04/17/2008 | US20080089115 Semiconductor memory device | 
| 04/16/2008 | EP1438720B1 Storage assembly | 
| 04/16/2008 | CN101164118A Integrated circuit memory array configuration including decoding compatibility with partial implementation of multiple memory layers | 
| 04/16/2008 | CN100382318C Integrated semiconductor memory | 
| 04/15/2008 | US7359281 Read and/or write detection system for an asynchronous memory array | 
| 04/15/2008 | US7359280 Layout structure for sub word line drivers and method thereof | 
| 04/15/2008 | US7359279 Integrated circuit memory array configuration including decoding compatibility with partial implementation of multiple memory layers | 
| 04/15/2008 | US7359278 Method for producing an integrated memory module | 
| 04/15/2008 | US7359277 High speed power-gating technique for integrated circuit devices incorporating a sleep mode of operation | 
| 04/15/2008 | US7359275 Reduced size dual-port SRAM cell | 
| 04/15/2008 | US7359274 Semiconductor memory device | 
| 04/15/2008 | US7359273 Semiconductor memory device having layout for minimizing area of sense amplifier region and word line driver region | 
| 04/15/2008 | US7359269 Semiconductor memory device for reducing peak current during refresh operation | 
| 04/15/2008 | US7359258 Semiconductor memory with wordline timing | 
| 04/15/2008 | US7359244 Non-volatile semiconductor memory device and semiconductor disk device | 
| 04/15/2008 | US7359229 Semiconductor memory device and method of operating same | 
| 04/15/2008 | CA2391213C Simultaneous addressing using single-port rams | 
| 04/10/2008 | WO2008042403A2 Memory accessing circuit system | 
| 04/10/2008 | WO2007133849A3 Memory with level shifting word line driver and method thereof | 
| 04/10/2008 | WO2007051174A3 Control signal interface circuit for computer memory modules | 
| 04/10/2008 | WO2007048081A3 Clock reset address decoder for block memory | 
| 04/10/2008 | US20080084782 Data storage device and its controlling method | 
| 04/10/2008 | US20080084779 Semiconductor memory devices having control circuitry to avoid recovering a charge pump when executing consecutive sections of a continuous operation command and methods of operating the same | 
| 04/10/2008 | US20080084778 Dynamic word line drivers and decoders for memory arrays | 
| 04/10/2008 | US20080084777 Ultra high-speed nor-type lsdl/domino combined address decoder | 
| 04/10/2008 | US20080084776 Semiconductor memory device | 
| 04/10/2008 | US20080084771 Semiconductor device | 
| 04/10/2008 | US20080084742 Semiconductor storage device | 
| 04/10/2008 | DE102007041265A1 Wortleitungssteuerung zur Verbesserung der Lese- und Schreibrate Word line control to improve the literacy rate | 
| 04/09/2008 | CN101159804A Image processing apparatus and method | 
| 04/09/2008 | CN101159129A Dram controller and dram control method | 
| 04/09/2008 | CN100380967C Smartcard for use with a receiver of encrypted broadcast signals, and receiver |