Patents
Sitemap › G11 - Information storage › G11C - Static stores › G11C 8 - Arrangements for selecting an address in a digital store
Patents for G11C 8 - Arrangements for selecting an address in a digital store (19,368)
09/2012
09/06/2012US20120224409 Three dimensional memory system with page of data across word lines
09/05/2012CN102655021A 半导体存储装置以及解码方法 The semiconductor memory device and a decoding method
09/05/2012CN101609715B Matrix register file with separated row-column access ports
09/04/2012US8259529 Semiconductor memory device and driving method thereof
09/04/2012US8259524 Semiconductor device
08/2012
08/30/2012US20120218842 Semiconductor memory device, method of controlling read preamble signal thereof, and data transmission system
08/30/2012US20120218841 Utilizing two algorithms to determine a delay value for training ddr3 memory
08/30/2012US20120218834 Semiconductor memory device and method for operating the same
08/30/2012US20120218819 Nonvolatile semiconductor memory
08/30/2012DE102007009817B4 Halbleiterspeichermodul und elektronische Vorrichtung, ein Halbleiterspeichermodul umfassend, und Verfahren zu dessen Betrieb A semiconductor memory module and electronic apparatus, a semiconductor memory module comprising, and methods for its operation
08/29/2012EP2492914A2 Data storage medium having security function and output device thereof
08/29/2012EP2491561A1 Memory having internal processors and methods of controlling memory access
08/29/2012CN102652311A Cache access memory and method
08/29/2012CN101178930B Semiconductor memory device comprising a plurality of static memory cells
08/28/2012US8254205 Circuit and method for shifting address
08/28/2012US8254204 Burst address generator and test apparatus including the same
08/28/2012US8254202 Internal command generation circuit
08/28/2012US8254201 Semiconductor memory device having power-saving effect
08/28/2012US8254184 Semiconductor memory device having a latency controller
08/28/2012US8253567 Multiple radio frequency network node RFID tag
08/23/2012US20120213028 Memory cell and memory array utilizing the memory cell
08/23/2012US20120213020 Memory controller
08/23/2012US20120213019 Semiconductor memory apparatus and data input/output method thereof
08/22/2012EP2490225A1 Source side asymmetrical precharge programming scheme
08/22/2012CN102648496A Memory arrays and associated methods of manufacturing
08/21/2012US8250330 Memory controller having tables mapping memory addresses to memory modules
08/21/2012US8250294 Block management for mass storage
08/21/2012US8248884 Method of controlling a memory device having multiple power modes
08/21/2012US8248883 Non-volatile I/O device based memory
08/21/2012US8248238 Multiple radio frequency network node RFID tag
08/16/2012DE10031806B4 Taktsteuerschaltung, Verfahren zum Erzeugen eines internen Taktsignals und synchroner Flash-Speicher Clock control circuit, A method for generating an internal clock signal and synchronous flash memory
08/15/2012EP2487794A2 Modular command structure for memory and memory system
08/15/2012EP2487685A1 Non-volatile memory serial core architecture
08/15/2012EP2486568A2 Vertically stackable dies having chip identifier structures
08/15/2012CN102640226A Memory having internal processors and methods of controlling memory access
08/15/2012CN102637451A Memory integrated circuit and memory array
08/15/2012CN102637450A Address decoder of current sharing-type memory
08/14/2012US8243546 Systems and methods for peak power and/or EMI reduction
08/14/2012US8243545 Card controller controlling semiconductor memory including memory cell having charge accumulation layer and control gate
08/14/2012US8243544 Reduction of fusible links and associated circuitry on memory dies
08/14/2012US8243508 Resistive memory devices using assymetrical bitline charging and discharging
08/14/2012US8242908 Methods and systems of a multiple radio frequency network node RFID tag
08/14/2012US8242907 Multiple radio frequency network node RFID tag
08/14/2012US8242808 Decoder circuit
08/09/2012US20120204171 Method for Distributing Content to a User Station
08/09/2012US20120201090 Power savings mode for memory systems
08/09/2012US20120201089 Integrated circuit device comprises an interface to transmit a first code, a strobe signal after a delay and data to a dynamic random access memory (dram)
08/09/2012US20120201088 Memory circuit system and method
08/09/2012US20120201087 Laminated wiring board
08/09/2012US20120201071 Semiconductor memory device
08/08/2012CN102629488A Semiconductor device
08/07/2012US8238193 Circuit and method for recovering clock data in highly integrated semiconductor memory apparatus
08/07/2012US8238192 Semiconductor memory device having multiple ports
08/07/2012US8238191 Dual port PLD embedded memory block to support read-before-write in one clock cycle
08/07/2012US8238190 Clock-gated model transformation for asynchronous testing of logic targeted for free-running, data-gated logic
08/07/2012US8238189 Common memory device for variable device width and scalable pre-fetch and page size
08/07/2012US8238148 Semiconductor device having architecture for reducing area and semiconductor system including the same
08/07/2012US8238142 Semiconductor memory device
08/02/2012US20120195153 Semiconductor system and semiconductor apparatus
08/02/2012US20120195152 Memory architecture having multiple partial wordline drivers and contacted and feed-through bitlines
08/02/2012US20120195151 Semiconductor Memory Device and Method
08/02/2012US20120195149 Circuits and methods for providing refresh addresses and alternate refresh addresses to be refreshed
08/02/2012US20120195148 Semiconductor device and information processing system including the same
08/02/2012US20120195136 Semiconductor device
08/01/2012EP2482285A2 SRAM cell with improved read stability
08/01/2012EP2482284A1 Memory devices and accessing methods thereof
08/01/2012EP2076904B1 Dynamic word line drivers and decoders for memory arrays
08/01/2012CN102625948A 3D memory devices decoding and routing systems and methods
08/01/2012CN102623042A 存储器系统及其操作方法 The memory system and its method of operation
07/2012
07/31/2012US8234441 Processor system using synchronous dynamic memory
07/31/2012US8233348 Bank active signal generation circuit
07/31/2012US8233347 Semiconductor memory, semiconductor device, and system
07/31/2012US8233338 Multi-bit test control circuit
07/26/2012WO2012100256A1 Row-decoder circuit and method with dual power systems
07/26/2012US20120188839 Bank selection circuit and memory device having the same
07/26/2012US20120188838 Memory with word-line segment access
07/26/2012US20120188835 Integrated circuit with staggered signal output
07/26/2012US20120188833 Timing adjustment circuit for a memory interface and method of adjusting timing for memory interface
07/26/2012US20120188816 Row-Decoder Circuit and Method with Dual Power Systems
07/26/2012DE10196011B3 Synchrone Speichereinrichtung und Verfahren zum Lesen von Daten von einer synchronen Speichereinrichtung Synchronous memory device and method for reading data from a synchronous memory device
07/25/2012EP2478521A2 Configurable memory banks of a memory device
07/25/2012CN102610269A Write-once read-many disc internal memory
07/25/2012CN101694779B Gating method of memory and circuit structure implementing same
07/25/2012CN101375342B Tunneling-resistor-junction-based microscale/nanoscale demultiplexer arrays
07/24/2012USRE43541 Control circuitry for a non-volatile memory
07/24/2012US8229288 Stream data reproduction system
07/24/2012US8228754 Routing access with minimized bus area in multi-port memory device
07/24/2012US8228748 Semiconductor memory device having reduced power consumption during latency
07/24/2012US8228720 Nonvolatile memory devices including variable resistive elements
07/19/2012US20120185664 Synchronous Global Controller for Enhanced Pipelining
07/19/2012US20120182822 Semiconductor device including plural chips stacked to each other
07/19/2012US20120182821 Memory system components that support error detection and correction
07/19/2012US20120182820 Local power domains for memory sections of an array of memory
07/19/2012US20120181621 Field effect devices controlled via a nanotube switching element
07/18/2012EP2476036A1 Memory with multiple power supplies and/or multiple low power modes
07/18/2012EP2118902B1 Methods and apparatus for clock signal synchronization in a configuration of series-connected semiconductor devices
07/18/2012CN102592654A Semiconductor memory device
07/17/2012US8223584 Apparatus for memory interface configuration
07/17/2012US8223583 Row addressing
07/17/2012US8223582 Pseudo-inverter circuit on SeOI
1 ... 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 ... 194