| Patents for G11C 8 - Arrangements for selecting an address in a digital store (19,368) |
|---|
| 07/28/2009 | US7566927 Flash memory device |
| 07/23/2009 | WO2009091445A1 Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices |
| 07/23/2009 | WO2009089612A1 Nonvolatile semiconductor memory device |
| 07/23/2009 | US20090187590 Database creation method, database device and design data evaluation method |
| 07/23/2009 | US20090185465 Disc with temporary disc definition structure (tdds) and temporary defect list (tdfl), and method of and apparatus for managing defect in the same |
| 07/23/2009 | US20090185442 Memory system and method with serial and parallel modes |
| 07/23/2009 | US20090185439 Architecture of highly integrated semiconductor memory device |
| 07/23/2009 | US20090185438 Semiconductor memory device having redundancy circuit for repairing defective unit cell, and method for repairing defective unit cell |
| 07/23/2009 | US20090185437 Clock-based data storage device, dual pulse generation device, and data storage device |
| 07/23/2009 | US20090185433 Semiconductor Device |
| 07/23/2009 | US20090185432 Semiconductor memory device |
| 07/23/2009 | US20090185431 Semiconductor device |
| 07/23/2009 | US20090185424 Decoding control with address transition detection in page erase function |
| 07/23/2009 | US20090185423 Semiconductor memory device |
| 07/23/2009 | US20090185407 Semiconductor Memory Device Having Transistors of Stacked Structure |
| 07/22/2009 | CN101488364A Flash memory control method, apparatus and system |
| 07/21/2009 | US7564739 Storage cell design evaluation circuit including a wordline timing and cell access detection circuit |
| 07/21/2009 | US7564738 Double-rate memory |
| 07/21/2009 | US7564737 Memory data transfer |
| 07/21/2009 | US7564736 Semiconductor memory and system |
| 07/21/2009 | US7564734 Integrated circuit device and electronic instrument |
| 07/21/2009 | US7564733 Memory device and method having programmable address configurations |
| 07/16/2009 | US20090180347 Semiconductor memory device and memory system including the same |
| 07/16/2009 | US20090180341 Semiconductor device |
| 07/16/2009 | US20090180340 Semiconductor integrated circuit including column redundancy fuse block |
| 07/16/2009 | US20090180338 Data output circuit of semiconductor memory apparatus and method of controlling the same |
| 07/16/2009 | US20090180335 Integrated circuit with reduced pointer uncertainly |
| 07/16/2009 | US20090180323 Nonvolatile memory device, program method thereof, and memory system including the same |
| 07/15/2009 | CN100514491C Dual port sram cell |
| 07/14/2009 | US7562193 Memory with single and dual mode access |
| 07/14/2009 | US7562184 DRAM controller for graphics processing operable to enable/disable burst transfer |
| 07/14/2009 | US7561490 Semiconductor memory device and method for driving the same |
| 07/14/2009 | US7561489 System and method of selective row energization based on write data |
| 07/14/2009 | US7561488 Wordline driving circuit and method for semiconductor memory |
| 07/14/2009 | US7561487 Layout technique for address signal lines in decoders including stitched blocks |
| 07/14/2009 | US7561477 Data strobe synchronization circuit and method for double data rate, multi-bit writes |
| 07/14/2009 | US7561469 Programming method to reduce word line to word line breakdown for NAND flash |
| 07/09/2009 | US20090175116 Clock synchronization circuit and operation method thereof |
| 07/09/2009 | US20090175115 Memory device, method for accessing a memory device and method for its manufacturing |
| 07/09/2009 | US20090175114 Multi-port semiconductor memory device having variable access paths and method therefor |
| 07/09/2009 | US20090175113 Characterization of bits in a functional memory |
| 07/09/2009 | US20090175105 Semiconductor memory device that includes an address coding method for a multi-word line test |
| 07/09/2009 | US20090175103 Semiconductor memory asynchronous pipeline |
| 07/09/2009 | US20090175102 Method for controlling access of a memory |
| 07/09/2009 | US20090175098 Semiconductor memory device including floating body transistor memory cell array and method of operating the same |
| 07/09/2009 | US20090175094 Current sensing method and apparatus for a memory array |
| 07/09/2009 | US20090175092 Semiconductor Memory Devices for Controlling Latency |
| 07/09/2009 | US20090175091 Apparatus and methods for an input circuit for a semiconductor memory apparatus |
| 07/09/2009 | US20090175090 Buffered DRAM |
| 07/09/2009 | US20090175077 Semiconductor memory device and driving method thereof |
| 07/09/2009 | US20090175072 Phase-change random access memory devices and related methods of operation |
| 07/09/2009 | US20090175067 Sram employing a read-enabling capacitance |
| 07/09/2009 | US20090175063 Semiconductor memory device including memory cell array having memory cells using floating body transistors |
| 07/08/2009 | EP2076905A2 Concurrent reading of status registers |
| 07/08/2009 | EP2076904A2 Dynamic word line drivers and decoders for memory arrays |
| 07/08/2009 | EP1955333A4 Semiconductor integrated circuit having low power consumption with self-refresh |
| 07/08/2009 | EP1447909B1 Data holding apparatus and data read out method |
| 07/08/2009 | CN100511470C Reading and writing method of double speed dynamic random access memory |
| 07/07/2009 | US7558934 Data storage unit, data storage controlling apparatus and method, and data storage controlling program |
| 07/07/2009 | US7558174 Disc with temporary disc definition structure (TDDS) and temporary defect list (TDFL), and method of and apparatus for managing defect in the same |
| 07/07/2009 | US7558152 Address counter for nonvolatile memory device |
| 07/07/2009 | US7558151 Methods and circuits for DDR-2 memory device read data resynchronization |
| 07/07/2009 | US7558150 Memory controller with staggered request signal output |
| 07/07/2009 | US7558149 Method and apparatus to control sensing time for nonvolatile memory |
| 07/07/2009 | US7558148 Memory controller |
| 07/07/2009 | US7558147 Semiconductor memory device |
| 07/07/2009 | US7558146 Internal address generator for use in semiconductor memory device |
| 07/07/2009 | US7558145 Word line control for improving read and write margins |
| 07/07/2009 | US7558144 Circuit for controlling pulse width of auto-refresh signal and circuit for generating internal row address for auto refresh |
| 07/07/2009 | US7558133 System and method for capturing data signals using a data strobe signal |
| 07/07/2009 | US7558102 Device and method having a memory array storing each bit in multiple memory cells |
| 07/07/2009 | US7558096 Stacked memory |
| 07/07/2009 | US7557843 Solid state image pickup device with non-volatile memory |
| 07/07/2009 | US7557617 Digital decoder with complementary outputs |
| 07/02/2009 | US20090168588 Low current consumption semiconductor memory device having input/output control circuit and control method thereof |
| 07/02/2009 | US20090168587 Semiconductor memory device |
| 07/02/2009 | US20090168580 Fuse monitoring circuit for semiconductor memory device |
| 07/02/2009 | US20090168572 Semiconductor memory |
| 07/02/2009 | US20090168570 Redundancy circuit using column addresses |
| 07/02/2009 | US20090168568 Semiconductor memory device and method for operating the same |
| 07/02/2009 | US20090168565 Semiconductor memory device and method for operating the same |
| 07/02/2009 | US20090168564 Strobe signal controlling circuit |
| 07/02/2009 | US20090168552 Semiconductor memory device and method for operating the same |
| 07/02/2009 | US20090168550 Output port, microcomputer and data output method |
| 07/02/2009 | US20090168548 Data output circuit in semiconductor memory apparatus |
| 07/02/2009 | US20090168547 Apparatus and methods for a data input circuit for a semiconductor memory apparatus |
| 07/02/2009 | US20090168546 Semiconductor memory device and method for operating the same |
| 07/02/2009 | US20090168534 Three-dimensional memory device with multi-plane architecture |
| 07/02/2009 | US20090168528 Flash memory device and data i/o operation method thereof |
| 07/02/2009 | US20090168523 Non-volatile semiconductor memory device |
| 07/02/2009 | US20090168505 Semiconductor device |
| 07/02/2009 | US20090168499 Semiconductor memory device |
| 07/02/2009 | US20090168497 Memory Leakage Control Circuit and Method |
| 07/02/2009 | US20090168494 Semiconductor device having resistance based memory array, method of operation, and systems associated therewith |
| 07/02/2009 | US20090168489 Ferroelectric memory devices with partitioned platelines |
| 07/02/2009 | US20090168485 Pipe latch device of semiconductor memory device |
| 07/02/2009 | US20090168484 Multiple-port sram device |
| 07/02/2009 | US20090168479 Three port content addressable memory |
| 07/02/2009 | US20090168478 Semiconductor memory device that can relieve defective address |
| 07/02/2009 | DE102007063234A1 Faster memory organization, has data areas partitioned into two, three or four sectors, and hard disk memory equipped with arms for positioning, where each arm provided over part of information block |