| Patents for G11C 8 - Arrangements for selecting an address in a digital store (19,368) |
|---|
| 05/27/2009 | CN100492532C Semiconductor memory device |
| 05/26/2009 | US7539078 Circuits to delay a signal from a memory device |
| 05/26/2009 | US7539077 Flash memory device having a data buffer and programming method of the same |
| 05/26/2009 | US7539076 Variable data width memory systems and methods |
| 05/26/2009 | US7539072 Semiconductor memory device |
| 05/26/2009 | US7539042 Semiconductor device and fabrication method thereof |
| 05/26/2009 | US7539036 Semiconductor memory device including plurality of memory mats |
| 05/26/2009 | CA2638421A1 Content data recording apparatus and method |
| 05/21/2009 | US20090129196 Semiconductor integrated circuit |
| 05/21/2009 | US20090129195 Balanced and bi-directional bit line paths for memory arrays with programmable memory cells |
| 05/21/2009 | US20090129194 Access collision within a multiport memory |
| 05/21/2009 | US20090129192 Design structure for low overhead switched header power savings apparatus |
| 05/21/2009 | US20090129190 Driving a memory matrix of resistance hysteresis elements |
| 05/21/2009 | US20090129183 Method and device for high speed testing of an integrated circuit |
| 05/21/2009 | US20090129176 High Speed Array Pipeline Architecture |
| 05/21/2009 | US20090129174 Multi-port thin-film memory devices |
| 05/21/2009 | US20090129173 Semiconductor integrated circuit device |
| 05/21/2009 | US20090129163 System, method, and computer program product for increasing a lifetime of a plurality of blocks of memory |
| 05/21/2009 | US20090129145 Memory Cell Array Comprising Floating Body Memory Cells |
| 05/21/2009 | US20090129144 Phase change memory and method discharging bitline |
| 05/21/2009 | US20090129136 Semiconductor memory device |
| 05/21/2009 | US20090129135 Semiconductor devices having sense amplifiers and electronic systems employing the same |
| 05/20/2009 | DE102004015534B4 Speicherbauelement und Verfahren zum Ausgeben von Daten aus einem Speicherbauelement Memory device and method for outputting data from a memory device |
| 05/20/2009 | CN101438400A Dynamic memory cell structures |
| 05/20/2009 | CN100490011C Circuit of local word line driver of DRAM |
| 05/20/2009 | CN100490010C Semiconductor memory device |
| 05/20/2009 | CN100490002C Memory device for serial transmission interface and error correction method thereof |
| 05/19/2009 | US7535792 Data transmission control device, and data transmission control method |
| 05/19/2009 | US7535791 Integrated memory controller |
| 05/19/2009 | US7535790 Semiconductor device using dynamic circuit |
| 05/19/2009 | US7535789 Circuits and methods of concatenating FIFOs |
| 05/19/2009 | US7535751 Dual-port SRAM device |
| 05/19/2009 | US7535749 Dynamic memory word line driver scheme |
| 05/19/2009 | US7535260 Logic gates, scan drivers and organic light emitting displays using the same |
| 05/19/2009 | US7535251 Semiconductor device and impedance adjusting method thereof |
| 05/14/2009 | US20090124129 Removable storage device |
| 05/14/2009 | US20090122949 System and method for wear leveling utilizing a relative wear counter |
| 05/14/2009 | US20090122632 Stack bank type semiconductor memory apparatus capable of improving alignment margin |
| 05/14/2009 | US20090122630 Semiconductor storage device and method of controlling the same |
| 05/14/2009 | US20090122629 Sequential access memory method |
| 05/14/2009 | US20090122624 Semiconductor memory device |
| 05/14/2009 | US20090122619 Enhanced DRAM with Embedded Registers |
| 05/14/2009 | US20090122611 Nonvolatile semiconductor memory device and method of driving the same |
| 05/14/2009 | US20090122608 Memory voltage cycle adjustment |
| 05/14/2009 | US20090122602 Semiconductor integrated circuit device |
| 05/14/2009 | US20090122601 Power supplying circuit and phase-change random access memory including the same |
| 05/14/2009 | US20090122600 Nonvolatile memory using resistance material |
| 05/14/2009 | US20090122592 Non-volatile memory device and method of reading data therefrom |
| 05/14/2009 | US20090122590 Control of a memory matrix with resistance hysteresis elements |
| 05/14/2009 | US20090122587 Memory system and data transmission method |
| 05/14/2009 | DE19909092B4 Halbleiterspeicher Semiconductor memory |
| 05/14/2009 | DE102008050308A1 Verfahren und Vorrichtung zur Speicherzugriffsoptimierung Method and apparatus for optimizing memory access |
| 05/13/2009 | CN101432818A Dynamic random access memory with fully independent partial array refresh function |
| 05/13/2009 | CN101432674A Methods of inter-integrated circuit addressing and devices for performing the same |
| 05/13/2009 | CN101430924A Semiconductor storage device |
| 05/12/2009 | US7532539 Semiconductor device whose operation frequency and power supply voltage are dynamically controlled according to load |
| 05/12/2009 | US7532538 Tri-state output driver arranging method and memory device using the same |
| 05/12/2009 | US7532537 Memory module with a circuit providing load isolation and memory domain translation |
| 05/12/2009 | US7532536 Semiconductor memory device |
| 05/12/2009 | US7532534 Voltage generating circuit and semiconductor memory device having the same |
| 05/12/2009 | US7532512 Non-volatile memory device and method of handling a datum read from a memory cell |
| 05/07/2009 | WO2009058991A1 Memory having circuitry controlling the voltage differential between the word line and array supply voltage |
| 05/07/2009 | WO2009058563A1 Non-volatile memory array partitioning architecture and method to utilize single level cells and multi-level cells within the same memory |
| 05/07/2009 | WO2009058482A1 Non-linear conductor memory |
| 05/07/2009 | WO2006127117A3 Storage circuit and method therefor |
| 05/07/2009 | US20090116331 Semiconductor memory device and method for operating the same |
| 05/07/2009 | US20090116330 Semiconductor memory device using bus inversion scheme |
| 05/07/2009 | US20090116326 Semiconductor memory device capable of performing per-bank refresh |
| 05/07/2009 | US20090116323 Scanned memory testing of multi-port memory arrays |
| 05/07/2009 | US20090116317 Block repair apparatus and method thereof |
| 05/07/2009 | US20090116315 Semiconductor memory device and method for operating the same |
| 05/07/2009 | US20090116314 Semiconductor memory device and method of operating the same |
| 05/07/2009 | US20090116312 Storage Array Including a Local Clock Buffer with Programmable Timing |
| 05/07/2009 | US20090116306 Delay locked loop circuit of semiconductor device |
| 05/07/2009 | US20090116305 Word line driver and semiconductor memory device having the same |
| 05/07/2009 | US20090116304 Wordline driving circuit of semiconductor memory device |
| 05/07/2009 | US20090116303 Semiconductor memory device |
| 05/07/2009 | US20090116302 Semiconductor memory device |
| 05/07/2009 | US20090116301 Internal data comparison for memory testing |
| 05/07/2009 | US20090116300 Semiconductor memory device |
| 05/07/2009 | US20090116299 Semiconductor memory device and method for operating the same |
| 05/07/2009 | US20090116293 Memory and method for charging a word line thereof |
| 05/07/2009 | US20090116288 Method, device and apparatus for accessing a non-volatile memory array |
| 05/07/2009 | US20090116285 Nonvolatile memory device and reading method thereof |
| 05/07/2009 | US20090116271 Memory |
| 05/07/2009 | US20090116270 Floating Body Memory Cell System and Method of Manufacture |
| 05/07/2009 | DE102004039806B4 Speichermodul Memory module |
| 05/06/2009 | EP2056301A2 A high speed dram architecture with uniform access latency |
| 05/06/2009 | EP1999755A4 Non- volatile semiconductor memory with page erase |
| 05/06/2009 | CN101427319A Memory with clocked sense amplifier |
| 05/06/2009 | CN100485807C Semiconductor memory device |
| 05/05/2009 | US7529149 Memory system and method with serial and parallel modes |
| 05/05/2009 | US7529145 Method for reading electrically programmable and erasable memory cells, with bit line precharge-ahead |
| 05/05/2009 | US7529141 Asynchronous, high-bandwidth memory component using calibrated timing elements |
| 04/30/2009 | WO2007022368A3 Method and apparatus for synchronizing data between different clock domains in a memory controller |
| 04/30/2009 | US20090109790 Semiconductor device including anti-fuse circuit, and method of writing address to anti-fuse circuit |
| 04/30/2009 | US20090109789 Decoder with memory |
| 04/30/2009 | US20090109788 Data management method and mapping table update method in non-volatile memory device |
| 04/30/2009 | US20090109787 Nonvolatile memory systems with embedded fast read and write memories |
| 04/30/2009 | US20090109784 Method of accessing synchronous dynamic random access memory, memory control circuit, and memory system including the same |