Patents for G11C 7 - Arrangements for writing information into, or reading information out from, a digital store (53,197) |
---|
06/15/2004 | US6751154 Semiconductor memory device |
06/15/2004 | US6751152 Method and configuration to allow a lower wordline boosted voltage operation while increasing a sensing signal with access transistor threshold voltage |
06/15/2004 | US6751150 Circuits and method to protect a gate dielectric antifuse |
06/15/2004 | US6751148 Circuit for generating control signal using make-link type fuse |
06/15/2004 | US6751142 Semiconductor memory device equipped with dummy cells |
06/15/2004 | US6751141 Differential charge transfer sense amplifier |
06/15/2004 | US6751136 Drive failure recovery via capacity reconfiguration |
06/15/2004 | US6751130 Integrated memory device, method of operating an integrated memory, and memory system having a plurality of integrated memories |
06/15/2004 | US6751129 Efficient read, write methods for multi-state memory |
06/15/2004 | US6751121 Flash memory array architecture |
06/15/2004 | US6751116 Semiconductor memory device |
06/15/2004 | US6750871 Memory consolidated image processing LSI, image processing system with same, and image accessing method using same |
06/15/2004 | US6750688 Semiconductor integrated circuit device and delay-locked loop device |
06/10/2004 | WO2004049348A1 Sram memory cell and method for compensating a leakage current flowing into the sram memory cell |
06/10/2004 | WO2004049347A1 Stacked memory device having shared bitlines |
06/10/2004 | WO2004049341A1 Method and apparatus for establishing a reference voltage in a memory |
06/10/2004 | WO2004049340A1 Cascode amplifier circuit for producing a fast, stable and accurate bit line voltage |
06/10/2004 | WO2004049168A1 Memory module, memory system, and information device |
06/10/2004 | WO2004025656A3 Fast dynamic mirror sense amplifier with separate comparison equalization and evaluation paths |
06/10/2004 | US20040111579 Apparatus and method for memory device block movement |
06/10/2004 | US20040111545 Semiconductor memory component |
06/10/2004 | US20040111459 Methods and apparatus for modular reduction circuits |
06/10/2004 | US20040109464 Simultaneous bi-directional buffer including self-test circuit having function of generating input signal and self testing method of the simultaneous bi-directional buffer |
06/10/2004 | US20040109383 Semiconductor device having a power down mode |
06/10/2004 | US20040109382 Methods for generating output control signals in synchronous semiconductor memory devices and related semiconductor memory devices |
06/10/2004 | US20040109373 Integrated circuit devices including input/output line pairs and precharge circuits and related memory devices |
06/10/2004 | US20040109372 Method of accessing memory and device thereof |
06/10/2004 | US20040109369 Scratchpad memory |
06/10/2004 | US20040109366 Variable-delay precharge circuits and methods |
06/10/2004 | US20040109365 Methods and apparatus for data storage and retrieval |
06/10/2004 | US20040109358 Refined gate coupled noise compensation for open-drain output from semiconductor device |
06/10/2004 | US20040109357 Non-volatile memory and method with improved sensing |
06/10/2004 | US20040109355 Nonvolatile semiconductor memory and method of operating the same |
06/10/2004 | US20040109344 Semiconductor memory device |
06/10/2004 | US20040109343 Dynamic RAM semiconductor memory and method for operating the memory |
06/10/2004 | US20040109337 Device for storing information and a method for partial write and restore |
06/09/2004 | EP1426965A1 Non volatile memory cell sensing circuit, particularly for low power supply voltages and high capacitive load values |
06/09/2004 | EP1425751A2 Method and apparatus for automatic equalization mode activation |
06/09/2004 | EP1158536B1 Semiconductor memory device |
06/09/2004 | EP1158532B1 Semiconductor memory device |
06/09/2004 | CN1503974A Method of synchronizing read timing in high speed memory system |
06/09/2004 | CN1503366A Common bit/common source line high density 1T1RR-RAM array and operation method |
06/09/2004 | CN1503272A Circuit and method for changing page length in semiconductor memory |
06/09/2004 | CN1503267A Pipe line latch circuit for high speed output data |
06/09/2004 | CN1503259A Error correcting, error correcting encoding, data reproducing and data recording method and circuit thereof |
06/09/2004 | CN1503255A Equipment and method for reading out information from information storage medium |
06/09/2004 | CN1153221C Synchronous semiconductory memory device capable of reducing electricity consumption on standby |
06/09/2004 | CN1153220C Semi-conductor storage device |
06/09/2004 | CN1153219C Semiconductor memory device |
06/09/2004 | CN1153217C 非同步fifo控制器 Asynchronous fifo controller |
06/08/2004 | US6748509 Memory component with configurable multiple transfer formats |
06/08/2004 | US6748485 Recording medium, recording apparatus and recording/reproducing system for tracking use and transfer of data |
06/08/2004 | US6748483 Process of operating a DRAM system |
06/08/2004 | US6747920 Information reproduction apparatus and information reproduction |
06/08/2004 | US6747911 Synchronous memory with open page |
06/08/2004 | US6747909 Decoding apparatus for semiconductor memory device, and enable method therefore |
06/08/2004 | US6747905 Voltage recovery switch |
06/08/2004 | US6747898 Column decode circuit for high density/high performance memories |
06/08/2004 | US6747892 Sense amplifier for multilevel non-volatile integrated memory devices |
06/08/2004 | US6747888 High speed data bus |
06/08/2004 | US6747487 Gate coupled voltage support for an output driver circuit |
06/08/2004 | US6747485 Sense amplifier type input receiver with improved clk to Q |
06/03/2004 | WO2004047364A2 Memory system, in particular for network broadcasting applications such as video/audio applications, and method for operating a memory system |
06/03/2004 | WO2004047114A1 Information storage device, information storage method, and information storage program |
06/03/2004 | WO2004047112A1 Sdram address mapping optimized for two-dimensional access |
06/03/2004 | WO2003029951A3 Non-volatile memory control |
06/03/2004 | US20040107335 Method and apparatus for fetching instructions from the memory subsystem of a mixed architecture processor into a hardware emulation engine |
06/03/2004 | US20040107330 Read/modify/write registers |
06/03/2004 | US20040107326 System latency levelization for read data |
06/03/2004 | US20040107310 Method and related apparatus for maintaining data stored in a dynamic random access memory |
06/03/2004 | US20040107307 Multiport memory, data processor and data processing system |
06/03/2004 | US20040105339 Semiconductor memory device |
06/03/2004 | US20040105338 Synchronous controlled, self-timed local SRAM block |
06/03/2004 | US20040105333 Apparatus and method for a current limiting bleeder device shared by columns of different memory arrays |
06/03/2004 | US20040105331 Method and apparatus for controlling the recording of digital information, and recording medium therefor |
06/03/2004 | US20040105329 [an interface apparatus with a rotational mechanism] |
06/03/2004 | US20040105328 Serial access memory |
06/03/2004 | US20040105324 Non Volatile memory |
06/03/2004 | US20040105312 Pre-charge method for reading a non-volatile memory cell |
06/03/2004 | US20040105306 Methods of sensing a programmed state of a floating-gate memory cell |
06/03/2004 | US20040105292 Memory system and data transmission method |
06/03/2004 | US20040104914 Field memory having a line memory in a memory cell array |
06/03/2004 | US20040104400 Dynamic data restore in thyristor-based memory device |
06/03/2004 | DE69333151T2 Datenleitungsstörungsfreier, in Speicherblöcke geteilter Flashspeicher und Mikrorechner mit Flashspeicher Data line interference-free shared memory blocks in flash memory and microcomputer with flash memory |
06/03/2004 | DE4326134B4 Eingangswechseldetektorschaltung AC input detector circuit |
06/03/2004 | DE10352398A1 Soft-Error-Verbesserung für Latche Soft-error-improvement for latches |
06/03/2004 | DE10350339A1 Halbleiterspeichervorrichtung mit reduzierter Datenzugriffszeit A semiconductor memory device with a reduced access time to data |
06/03/2004 | DE10346961A1 Spannungsregler mit verteiltem Ausgangstransistor Voltage regulator with distributed output transistor |
06/03/2004 | DE10334821A1 Halbleiterspeicherschaltung mit normalem Betriebsmodus und Burn-in-Testmodus A semiconductor memory circuit having a normal operating mode and the burn-in test mode |
06/03/2004 | DE10334423A1 Übertragung von Daten in auswählbaren Übertragungsmodi Transmission of data in selectable transmission modes |
06/02/2004 | EP1424697A2 Common bit/common source line high density 1T1R resistive-ram array |
06/02/2004 | EP1424635A1 Non volatile memory device architecture, for instance a flash kind, having a serial communication interface |
06/02/2004 | EP1423848A2 Independent asynchronous boot block for synchronous non-volatile memory devices |
06/02/2004 | CN1502133A Programmable memory address and decode circuits with ultra thin vertical body transistors |
06/02/2004 | CN1502109A Semiconductor storage device |
06/02/2004 | CN1502108A Method and apparatus for operating a semiconductor memory at double data transfer rate |
06/02/2004 | CN1501407A Semiconductor storing device |
06/02/2004 | CN1501406A Semiconductor memory device |
06/02/2004 | CN1501405A Nonvolatile memory device with sense amplifier securing reading margin |
06/02/2004 | CN1501404A Non volatile memory |