| Patents for G11C 11 - Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor (76,008) |
|---|
| 05/03/2011 | US7936607 Non-volatile memory |
| 05/03/2011 | US7936606 Compensation of back pattern effect in a memory device |
| 05/03/2011 | US7936604 High speed operation method for twin MONOS metal bit array |
| 05/03/2011 | US7936602 Use of data latches in cache operations of non-volatile memories |
| 05/03/2011 | US7936601 Non-volatile memory devices and systems including multi-level cells using modified read voltages and methods of operating the same |
| 05/03/2011 | US7936598 Magnetic stack having assist layer |
| 05/03/2011 | US7936597 Multilevel magnetic storage device |
| 05/03/2011 | US7936596 Magnetic tunnel junction cell including multiple magnetic domains |
| 05/03/2011 | US7936595 Close shaped magnetic multi-layer film comprising or not comprising a metal core and the manufacture method and the application of the same |
| 05/03/2011 | US7936594 Semiconductor memory devices having core structures for multi-writing |
| 05/03/2011 | US7936593 Reducing drift in chalcogenide devices |
| 05/03/2011 | US7936592 Non-volatile memory cell with precessional switching |
| 05/03/2011 | US7936591 Magnetoresistive random access memory |
| 05/03/2011 | US7936590 Digitally-controllable delay for sense amplifier |
| 05/03/2011 | US7936589 Adaptive voltage control for SRAM |
| 05/03/2011 | US7936588 Memory array with read reference voltage cells |
| 05/03/2011 | US7936587 Data read/write device |
| 05/03/2011 | US7936586 Nonvolatile semiconductor storage apparatus and data programming method thereof |
| 05/03/2011 | US7936585 Non-volatile memory cell with non-ohmic selection layer |
| 05/03/2011 | US7936584 Reading phase change memories |
| 05/03/2011 | US7936583 Variable resistive memory punchthrough access method |
| 05/03/2011 | US7936580 MRAM diode array and access method |
| 05/03/2011 | US7936395 Printer CPU with VLIW processor |
| 05/03/2011 | US7936027 Method of MRAM fabrication with zero electrical shorting |
| 05/03/2011 | US7934808 Inkjet printhead with nozzle chambers each holding two fluids |
| 05/03/2011 | US7934806 Inkjet nozzle incorporating piston actuator |
| 05/03/2011 | US7934797 Printhead with reciprocating coils |
| 05/03/2011 | US7934796 Wide format printer having high speed printhead |
| 04/28/2011 | WO2011049679A1 Sram delay circuit that tracks bitcell characteristics |
| 04/28/2011 | WO2011028348A3 Die location compensation |
| 04/28/2011 | US20110096598 Nonvolatile semiconductor memory having plural data storage portions for a bit line connected to memory cells |
| 04/28/2011 | US20110096596 Semiconductor memory device |
| 04/28/2011 | US20110096595 Semiconductor memory device and operation method thereof |
| 04/28/2011 | US20110096594 Memory reading method for resistance drift mitigation |
| 04/28/2011 | US20110096593 Low current switching magnetic tunnel junction design for magnetic memory using domain wall motion |
| 04/28/2011 | US20110096592 Thin film magnetic memory device writing data with bidirectional current |
| 04/28/2011 | US20110096591 Information storage element and method for driving the same |
| 04/28/2011 | US20110096590 Nonvolatile semiconductor memory device |
| 04/28/2011 | US20110096589 Nanowire-based memristor devices |
| 04/28/2011 | US20110096588 Non-volatile memory array architecture incorporating 1t-1r near 4f2 memory cell |
| 04/28/2011 | US20110096587 Dynamic sense current supply circuit and associated method for reading and characterizing a resistive memory array |
| 04/28/2011 | US20110096125 Inkjet printhead with nozzle layer defining etchant holes |
| 04/28/2011 | DE112009001286T5 Verfahren zur Herstellung getorter lateraler thyristorbasierter Speicherzellen mit wahlfreiem Zugriff (GLTRAM) A process for preparing getorter lateral thyristorbasierter memory cell with random access memory (GLTRAM) |
| 04/28/2011 | DE102006048846B4 Eichschaltung und dieselbe enthaltende Halbleitervorrichtung Calibration circuit and containing the same semiconductor device |
| 04/28/2011 | DE102004025422B4 Resistiver Kreuzpunktspeicher Resistive cross point memory |
| 04/27/2011 | EP2315212A1 Reducing the impact of program disturb during read |
| 04/27/2011 | EP2313892A1 Gate level reconfigurable magnetic logic |
| 04/27/2011 | CN201812499U Queuing and calling equipment based on GSM gateway and system of GSM gateway |
| 04/27/2011 | CN1963949B Non-volatile phase-change memory device and method of reading the same |
| 04/27/2011 | CN1835120B A memory device with a ramp-like voltage biasing structure based on a current generator |
| 04/27/2011 | CN1797606B Apparatus and method for latency control in high frequency synchronous semiconductor device |
| 04/27/2011 | CN1679116B Memory device and system based on processor |
| 04/27/2011 | CN102037519A Adaptive algorithm in cache operation with dynamic data latch requirements |
| 04/27/2011 | CN102037516A Enhanced bit-line pre-charge scheme for increasing channel boosting in non-volatile storage |
| 04/27/2011 | CN102034927A Impedance memorizer and manufacture method thereof |
| 04/27/2011 | CN102034825A Embedded sram structure and chip |
| 04/27/2011 | CN102034535A Three-value resistance variable storage unit with control circuit and read-write implementation method thereof |
| 04/27/2011 | CN102034534A Sub-threshold storage array circuit |
| 04/27/2011 | CN102034533A Static random storage unit with resetting function |
| 04/27/2011 | CN102034532A System and method for digital retention voltage generation |
| 04/27/2011 | CN102034531A Static random access memory for reducing reading interference |
| 04/27/2011 | CN102034530A Semiconductor memory device and data read method thereof |
| 04/27/2011 | CN102034529A Semiconductor apparatus and calibration method thereof |
| 04/27/2011 | CN102034528A System encapsulation integrated circuit for providing input reference voltage thereby |
| 04/27/2011 | CN102034527A Method and apparatus for programming a multi-level memory |
| 04/27/2011 | CN102034526A Novel method for realizing static and dynamic random access memory (SDRAM) refresh by using field programmable gate array (FPGA) |
| 04/27/2011 | CN102034525A Sub-threshold storage circuit interface circuit with high density and robustness |
| 04/27/2011 | CN102034524A System on chip and design method thereof |
| 04/27/2011 | CN102034523A Semiconductor storage device and method for reducing area of chip of semiconductor storage device |
| 04/27/2011 | CN102034517A Architecture and method for disk array to regenerate new data |
| 04/27/2011 | CN101533668B Memory circuit and charge sensing method |
| 04/27/2011 | CN101488749B High-speed dynamic pseudo-random counting device |
| 04/26/2011 | USRE42310 Dual-addressed rectifier storage device |
| 04/26/2011 | US7933153 Method for extracting the distribution of charge stored in a semiconductor device |
| 04/26/2011 | US7933148 Memory |
| 04/26/2011 | US7933147 Sensing circuit of a phase change memory and sensing method thereof |
| 04/26/2011 | US7933146 Electronic devices utilizing spin torque transfer to flip magnetic orientation |
| 04/26/2011 | US7933145 Nonvolatile magnetic memory device |
| 04/26/2011 | US7933144 Component with a logic circuit arrangement with configurable functionality |
| 04/26/2011 | US7933143 Capacitorless DRAM and methods of operating the same |
| 04/26/2011 | US7933142 Semiconductor memory cell and array using punch-through to program and read same |
| 04/26/2011 | US7933141 Semiconductor memory device |
| 04/26/2011 | US7933140 Techniques for reducing a voltage swing |
| 04/26/2011 | US7933139 One-transistor, one-resistor, one-capacitor phase change memory |
| 04/26/2011 | US7933138 F-RAM device with current mirror sense amp |
| 04/26/2011 | US7933135 Semiconductor memory apparatus including a coupling control section |
| 04/26/2011 | US7933133 Low cost, high-density rectifier matrix memory |
| 04/26/2011 | US7932515 Quantum processor |
| 04/26/2011 | US7931200 Image transformation device |
| 04/21/2011 | US20110093763 Electrical circuit comprising a dynamic random access memory (dram) with concurrent refresh and read or write, and method to perform concurent |
| 04/21/2011 | US20110093668 Thin Film Memory System |
| 04/21/2011 | US20110090750 Sram delay circuit that tracks bitcell characteristics |
| 04/21/2011 | US20110090741 Non-volatile semiconductor memory device adapted to store a multi-valued data in a single memory cell |
| 04/21/2011 | US20110090733 Memory with separate read and write paths |
| 04/21/2011 | US20110090732 Magnetic Tunnel Junction Cell Adapted to Store Multiple Digital Values |
| 04/21/2011 | US20110090731 Green transistor for nano-si ferro-electric ram and method of operating the same |
| 04/21/2011 | US20110090605 Semiconductor integrated circuit |
| 04/21/2011 | US20110089426 Integrated Circuit, Semiconductor Device Comprising the Same, Electronic Device Having the Same, and Driving Method of the Same |
| 04/21/2011 | DE102009049162A1 Toilet seat, has cover provided for covering toilet, seat parts provided for covering toilet bowl edge, and playing unit with memory unit, where acoustic signal sequence to be played is electronically stored in memory unit |
| 04/21/2011 | DE102004043855B4 Verfahren zur Herstellung einer Magnet-Tunnel-Junction-Vorrichtung A method of manufacturing a magnetic tunnel junction device |