Patents
Sitemap › G11 - Information storage › G11C - Static stores › G11C 7 - Arrangements for writing information into, or reading information out from, a digital store
Patents for G11C 7 - Arrangements for writing information into, or reading information out from, a digital store (53,197)
06/2003
06/25/2003EP0946943B1 Memory and method for sensing sub-groups of memory elements
06/25/2003CN1426114A Non-volatile semiconductor memory and method
06/25/2003CN1426068A Semiconductor memory
06/25/2003CN1112708C Pipelined fast-access floating gate memory architecture and method of operation
06/25/2003CN1112705C High speed synchronous random access memory
06/24/2003US6584578 Arbitration method and circuit for control of integrated circuit double data rate (DDR) memory device output first-in, first-out (FIFO) registers
06/24/2003US6584572 Data input-output circuits that selectively invert bits
06/24/2003US6584526 Inserting bus inversion scheme in bus path without increased access latency
06/24/2003US6584037 Memory device which samples data after an amount of time transpires
06/24/2003US6584036 SRAM emulator
06/24/2003US6584035 Supply noise reduction in memory device column selection
06/24/2003US6584034 Flash memory array structure suitable for multiple simultaneous operations
06/24/2003US6584028 Memory system and semiconductor memory device for enhancing bus efficiency and refresh method of the semiconductor memory device
06/24/2003US6584027 Semiconductor memory
06/24/2003US6584026 Semiconductor integrated circuit capable of adjusting input offset voltage
06/24/2003US6584025 Read compression in a memory
06/24/2003US6584021 Semiconductor memory having a delay locked loop
06/24/2003US6584020 Semiconductor memory device having intermediate voltage generating circuit
06/24/2003US6584017 Method for programming a reference cell
06/24/2003US6584006 MRAM bit line word line architecture
06/24/2003US6584005 Semiconductor memory device preventing erroneous writing in write operation and delay in read operation
06/24/2003US6581843 Record medium and data transferring method using nonvolatile memory
06/19/2003WO2003050818A1 Flash array implementation with local and global bit lines
06/19/2003WO2003050816A1 Rom embedded dram with bias sensing
06/19/2003WO2003050690A2 Sequential nibble burst ordering for data
06/19/2003US20030115538 Error correction in ROM embedded DRAM
06/19/2003US20030115535 Method for altering a word stored in a write-once memory device
06/19/2003US20030115427 Tri-stating output buffer during initialization of synchronous memory
06/19/2003US20030115405 Semiconductor memory device and electronic apparatus
06/19/2003US20030115403 Dynamic random access memory system with bank conflict avoidance feature
06/19/2003US20030115386 Output data path capable of multiple data rates
06/19/2003US20030112696 Semiconductor memory device
06/19/2003US20030112695 Dynamic ram-and semiconductor device
06/19/2003US20030112694 DRAM with segmental cell arrays and method of accessing same
06/19/2003US20030112684 DRAM reference cell direct write
06/19/2003US20030112683 Fast-sensing amplifier for flash memory
06/19/2003US20030112682 Dynamic RAM and semiconductor device
06/19/2003US20030112681 Fast-sensing amplifier for flash memory
06/19/2003US20030112680 Integrated memory having a precharge circuit for precharging a bit line
06/19/2003US20030112679 Semiconductor memory device having mesh-type structure of precharge voltage line
06/19/2003US20030112678 Register files and caches with digital sub-threshold leakage current calibration
06/19/2003US20030112677 Systems and methods for executing precharge commands using posted precharge in integrated circuit memory devices with memory banks each including local precharge control circuits
06/19/2003US20030112674 Semiconductor memory device
06/19/2003US20030112670 Memory device with support for unaligned access
06/19/2003US20030112656 Nonvolatile storage device and operating method thereof
06/19/2003US20030112652 Semiconductor integrated circuit
06/19/2003US20030111702 Eeprom cell array structure with specific floating gate shape
06/19/2003US20030111676 Circuit for controlling an AC-timing parameter of a semiconductor memory device and method thereof
06/18/2003EP0872847B1 Memory
06/18/2003CN1424639A Input devices and input-output devices
06/17/2003US6581017 System and method for minimizing delay variation in double data rate strobes
06/17/2003US6580871 Device and method for recording an information signal in a record carrier in which a temporary store is formed on the record carrier, the temporary store being continuously overwritten with the information signal
06/17/2003US6580659 Burst read addressing in a non-volatile memory device
06/17/2003US6580655 Pre-charge circuit and method for memory devices with shared sense amplifiers
06/17/2003US6580653 Current saving semiconductor memory and method
06/17/2003US6580651 Reduced power bit line selection in memory circuits
06/17/2003US6580647 Editing apparatus, editing method, and non-volatile memory
06/17/2003US6580637 Semiconductor memory architecture
06/17/2003US6580635 Bitline splitter
06/17/2003US6580629 Semiconductor device array having dense memory cell array and hierarchical bit line scheme
06/17/2003US6580301 Method and apparatus for a clock circuit
06/17/2003US6580298 Three input sense amplifier and method of operation
06/12/2003WO2003049119A2 Cascode sense amp and column select circuit and method of operation
06/12/2003WO2003049118A2 Method and architecture for refreshing a 1t memory proportional to temperature
06/12/2003US20030110349 System and method for storing parity information in fuses
06/12/2003US20030110348 Sequential nibble burst ordering for data
06/12/2003US20030107944 Delayed locked loop implementation in a synchronous dynamic random access memory
06/12/2003US20030107942 Method for operating a semiconductor memory, and semiconductor memory
06/12/2003US20030107938 Apparatus for controlling refresh of memory device without external refresh command and method thereof
06/12/2003US20030107936 Semiconductor memory device employing temperature detection circuit
06/12/2003US20030107935 Dram with bias sensing
06/12/2003US20030107934 Single ended sense amplifier
06/12/2003US20030107933 Method and apparatus to conditionally precharge a partitioned read-only memory with shared wordlines for low power operation
06/12/2003US20030107932 Semiconductor memory device and data access method for semiconductor memory device
06/12/2003US20030107930 Semiconductor device with flexible redundancy system
06/12/2003US20030107929 Semiconductor device with flexible redundancy system
06/12/2003US20030107928 Semiconductor device
06/12/2003US20030107920 Method and architecture to calibrate read operations in synchronous flash memory
06/12/2003US20030107910 Integrated memory, and a method of operating an integrated memory
06/12/2003US20030107909 Semiconductor device
06/12/2003US20030107408 Single-ended sense amplifier with sample-and-hold reference
06/12/2003US20030107092 Flash array implementation with local and global bit lines
06/11/2003EP1318521A1 Memory module
06/11/2003EP1073956B1 Apparatus with context switching capability
06/11/2003EP1072040B1 Non-volatile storage latch
06/11/2003CN1423818A Simultaneous addressing using single-port RAMS
06/11/2003CN1423801A Microprocessor system with encoding
06/11/2003CN1423335A Semiconductor memory device
06/11/2003CN1423280A Write current compensation for storing temp. change in array
06/11/2003CN1423279A Semiconductor storage device reading data according to current passing through storage anit while accessing
06/11/2003CN1111308C Multi-language universal electronic guide
06/11/2003CN1111118C Memory expansion circuit for ink jet print head identification circuit
06/10/2003US6578104 RAM with configurable depth and width
06/10/2003US6577554 Semiconductor memory device for providing margin of data setup time and data hold time of data terminal
06/10/2003US6577553 Semiconductor memory device
06/10/2003US6577550 Control circuit and semiconductor memory device
06/10/2003US6577549 Write current compensation for temperature variations in memory arrays
06/10/2003US6577548 Self timing interlock circuit for embedded DRAM
06/10/2003US6577544 Semiconductor device having redundancy circuit
06/10/2003US6577542 Scratchpad memory
1 ... 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 ... 532