| Patents for G11C 11 - Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor (76,008) |
|---|
| 01/17/2002 | DE10010886C1 Leseverstärkerteilschaltung für einen DRAM-Speicher und entsprechender DRAM-Speicher Sense amplifier part circuit for a DRAM memory and the appropriate DRAM memory |
| 01/17/2002 | CA2805048A1 A high speed dram achitecture with uniform access latency |
| 01/17/2002 | CA2415218A1 Method and apparatus for synchronization of row and column access operations |
| 01/17/2002 | CA2414920A1 A high speed dram architecture with uniform access latency |
| 01/17/2002 | CA2414249A1 A method and apparatus for accelerating signal equalization between a pair of signal lines |
| 01/16/2002 | EP1172957A1 Memory circuit, and synchronous detection circuit |
| 01/16/2002 | EP1172854A2 Semiconductor memory with random access |
| 01/16/2002 | EP1172821A1 Semiconductor storage device and method for evaluating the same |
| 01/16/2002 | EP1172819A1 Circuit to read information from and write information into a memory cell array |
| 01/16/2002 | EP1171920A1 Electrically programmable memory element with improved contacts |
| 01/16/2002 | EP1025564B1 Programmable logic device memory cell circuit |
| 01/16/2002 | EP0738418B1 A method of testing a memory address decoder |
| 01/16/2002 | CN1331818A Clumn redundancy circuit with reduced signal path delay |
| 01/16/2002 | CN1331472A Renovating memory having zero write-in restoring time and maximumless periodic time |
| 01/16/2002 | CN1331471A Circuit device for compensating different voltage on connection wire of integrated semiconductor circuit |
| 01/15/2002 | US6339817 Semiconductor memory including main and sub memory portions having plural memory cell groups and a bidirectional data transfer circuit |
| 01/15/2002 | US6339800 Method for transmitting data between a microprocessor and an external memory module by using combined serial/parallel process |
| 01/15/2002 | US6339560 Semiconductor memory based on address transitions |
| 01/15/2002 | US6339555 Semiconductor memory device enabling test of timing standard for strobe signal and data signal with ease, and subsidiary device and testing device thereof |
| 01/15/2002 | US6339553 Clock generating circuit having additional delay line outside digital DLL loop and semiconductor memory device including the same |
| 01/15/2002 | US6339552 Semiconductor device |
| 01/15/2002 | US6339550 Soft error immune dynamic random access memory |
| 01/15/2002 | US6339548 Data reading method in semiconductor storage device capable of storing three- or multi-valued data in one memory cell |
| 01/15/2002 | US6339545 Electrically alterable non-volatile memory with n-bits per cell |
| 01/15/2002 | US6339543 Writing method for a magnetic immovable memory and a magnetic immovable memory |
| 01/15/2002 | US6339542 Static random access memory (RAM) systems and storage cell for same |
| 01/15/2002 | US6339541 Architecture for high speed memory circuit having a relatively large number of internal data lines |
| 01/15/2002 | US6339540 Content-addressable memory for virtual ground flash architectures |
| 01/15/2002 | US6339358 Semiconductor integrated circuit |
| 01/15/2002 | US6339357 Semiconductor integrated circuit device capable of externally monitoring internal voltage |
| 01/15/2002 | US6339353 Input circuit of a memory having a lower current dissipation |
| 01/15/2002 | US6339345 Semiconductor device equipped with output circuit adjusting duration of high and low levels |
| 01/15/2002 | US6339344 Semiconductor integrated circuit device |
| 01/15/2002 | US6339343 Data I/O buffer control circuit |
| 01/15/2002 | US6339330 Magnetic head |
| 01/15/2002 | US6339318 Semiconductor integrated circuit device |
| 01/15/2002 | US6339240 Semiconductor memory device |
| 01/15/2002 | US6339238 Ferroelectric field effect transistor, memory utilizing same, and method of operating same |
| 01/15/2002 | US6339006 Flash EEPROM cell and method of manufacturing the same |
| 01/10/2002 | WO2002003459A2 High-speed low-power semiconductor memory architecture |
| 01/10/2002 | US20020004921 Method of deciding error rate and semiconductor integrated circuit device |
| 01/10/2002 | US20020004882 Semiconductor circuit and method of controlling the same |
| 01/10/2002 | US20020004879 Burst length discriminating circuit for use in synchronous semiconductor memory and having a predetermined initialized state of power-up |
| 01/10/2002 | US20020004875 Memory device |
| 01/10/2002 | US20020004867 Memory device which receives an external reference voltage signal |
| 01/10/2002 | US20020004267 Sense amplifier circuit and semiconductor storage device |
| 01/10/2002 | US20020003748 Semiconductor memory having double data rate transfer technique |
| 01/10/2002 | US20020003747 Semiconductor memory device |
| 01/10/2002 | US20020003743 Memory device |
| 01/10/2002 | US20020003741 Semiconductor integrated circuit device |
| 01/10/2002 | US20020003738 Semiconductor integrated circuit device |
| 01/10/2002 | US20020003737 Semiconductor device |
| 01/10/2002 | US20020003736 Semiconductor integrated circuit device |
| 01/10/2002 | US20020003735 Integrated memory |
| 01/10/2002 | US20020003734 Semiconductor memory device having sense amplifier and method for driving sense amplifier |
| 01/10/2002 | US20020003732 Semiconductor memory device allowing spare memory cell to be tested efficiently |
| 01/10/2002 | US20020003730 Semiconductor memory device allowing switching of word configuration |
| 01/10/2002 | US20020003729 Semiconductor storage device and method for evaluating the same |
| 01/10/2002 | US20020003727 Integrated memory having memory cells with magnetoresistive memory effect |
| 01/10/2002 | US20020003725 Logic consolidated semiconductor memory device having memory circuit and logic circuit integrated in the same chip |
| 01/10/2002 | US20020003721 Solid-state memory with magnetic storage cells |
| 01/10/2002 | US20020003720 MRAM configuration |
| 01/10/2002 | US20020003718 Selective device coupling |
| 01/10/2002 | US20020003263 Semiconductor device having MOS transistor for coupling two signal lines |
| 01/10/2002 | US20020003244 Low power ram memory cell using a precharge line pulse during write operation |
| 01/09/2002 | EP1170799A2 Electronic device and method of manufacture of an electronic device |
| 01/09/2002 | EP1170753A1 Method for driving semiconductor memory |
| 01/09/2002 | EP1170752A1 Method and device for compensating parasitic sneak currents |
| 01/09/2002 | EP1170751A1 Method for preventing electromigration in a MRAM memory |
| 01/09/2002 | EP1170750A1 Current driver for MRAM |
| 01/09/2002 | EP1170749A2 Semiconductor device |
| 01/09/2002 | EP1169720A1 Magnetic materials |
| 01/09/2002 | EP1169677A1 Programmable read-only memory and method for operating said read-only memory |
| 01/09/2002 | EP0960512B1 Apparatus and method for synthesizing management packets for transmission between a network switch and a host controller |
| 01/08/2002 | US6338113 Memory module system having multiple memory modules |
| 01/08/2002 | US6337834 Synchronous signal generation circuit |
| 01/08/2002 | US6337833 Memory device |
| 01/08/2002 | US6337832 Operable synchronous semiconductor memory device switching between single data rate mode and double data rate mode |
| 01/08/2002 | US6337831 Word line driving circuit for semiconductor memory device |
| 01/08/2002 | US6337828 Semiconductor memory device having function of supplying stable power supply voltage |
| 01/08/2002 | US6337824 Dynamic semiconductor memory device with reduced current consumption in sensing operation |
| 01/08/2002 | US6337823 Random access memory device capable of minimizing sensing noise |
| 01/08/2002 | US6337822 Write masking in a semiconductor memory device |
| 01/08/2002 | US6337821 Dynamic random access memory having continuous data line equalization except at address translation during data reading |
| 01/08/2002 | US6337820 Dynamic memory device performing stress testing |
| 01/08/2002 | US6337819 Semiconductor device having on-chip terminal with voltage to be measured in test |
| 01/08/2002 | US6337813 Method of regulating a voltage difference between a word line and a digit line of a load less, four transistor memory cell |
| 01/08/2002 | US6337812 Semiconductor device |
| 01/08/2002 | US6337810 Semiconductor memory device and method for reading data |
| 01/08/2002 | US6337809 Semiconductor memory device capable of improving data processing speed and efficiency of a data input and output pin and related method for controlling read and write |
| 01/08/2002 | US6337806 Semiconductor device having data multiplexing and data masking functions |
| 01/08/2002 | US6337805 Discrete devices including EAPROM transistor and NVRAM memory cell with edge defined ferroelectric capacitance, methods for operating same, and apparatuses including same |
| 01/08/2002 | US6337594 Charge pump circuit |
| 01/08/2002 | US6337593 Semiconductor integrated circuit |
| 01/08/2002 | US6337592 Non-volatile semiconductor switch circuit |
| 01/08/2002 | US6337582 Buffer circuit |
| 01/08/2002 | US6337581 Signal transmission circuit and semiconductor memory using the same |
| 01/08/2002 | US6337580 Semiconductor integrated circuit having transistors for cutting-off subthreshold current |
| 01/08/2002 | US6337579 Multichip semiconductor device |
| 01/08/2002 | US6337506 Semiconductor memory device capable of performing stable operation for noise while preventing increase in chip area |