| Patents for G11C 11 - Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor (76,008) |
|---|
| 09/29/1999 | EP0945868A2 Arrangement for controlling voltage generators in multi-voltage generator chips such as DRAMs |
| 09/29/1999 | EP0945802A2 Semiconductor memory device with redundancy |
| 09/29/1999 | EP0944905A1 Method and apparatus for initializing semiconductor memory |
| 09/29/1999 | CN1229999A Semiconductor memory device, and method of checking the semiconductor device and method of using the same |
| 09/29/1999 | CN1229997A Nonvolatile semiconductor memory device |
| 09/29/1999 | CN1229992A Memory address generator circuit and semiconductor memory device |
| 09/29/1999 | CN1229991A Memory device with data output buffer and control method thereof |
| 09/29/1999 | CN1045345C Row redundancy circuit and method for semiconductor memory device with double row decoder |
| 09/28/1999 | USRE36319 Structure for deselective broken select lines in memory arrays |
| 09/28/1999 | US5959937 Dual clocking scheme in a multi-port RAM |
| 09/28/1999 | US5959936 Column select line enable circuit for a semiconductor memory device |
| 09/28/1999 | US5959934 Pulse wordline control circuit and method for a computer memory device |
| 09/28/1999 | US5959933 System for improved memory cell access |
| 09/28/1999 | US5959931 Memory system having multiple reading and writing ports |
| 09/28/1999 | US5959930 Multi-bank synchronous semiconductor memory device |
| 09/28/1999 | US5959929 Method for writing to multiple banks of a memory device |
| 09/28/1999 | US5959927 Semiconductor integrated circuit device having hierarchical power source arrangement |
| 09/28/1999 | US5959925 DRAM incorporating self refresh control circuit and system LSI including the DRAM |
| 09/28/1999 | US5959924 Method and circuit for controlling an isolation gate in a semiconductor memory device |
| 09/28/1999 | US5959923 Digital computer having a system for sequentially refreshing an expandable dynamic RAM memory circuit |
| 09/28/1999 | US5959922 Ferroelectric random access memory device with reference cell array blocks |
| 09/28/1999 | US5959920 Semiconductor memory device using sense amplifiers in a dummy cell area for increasing writing speed |
| 09/28/1999 | US5959918 Semiconductor memory device having improved manner of data line connection in hierarchical data line structure |
| 09/28/1999 | US5959916 Write driver and bit line precharge apparatus and method |
| 09/28/1999 | US5959915 Test method of integrated circuit devices by using a dual edge clock technique |
| 09/28/1999 | US5959910 Sense amplifier control of a memory device |
| 09/28/1999 | US5959906 Semiconductor memory device with a fully accessible redundant memory cell array |
| 09/28/1999 | US5959904 Dynamic column redundancy driving circuit for synchronous semiconductor memory device |
| 09/28/1999 | US5959903 Column redundancy in semiconductor memories |
| 09/28/1999 | US5959901 Static semiconductor memory of flip-flop circuit type with driving N-channel transistors |
| 09/28/1999 | US5959900 Synchronous semiconductor memory having a reduced number of registers |
| 09/28/1999 | US5959898 Dynamic cell plate sensing and equilibration in a memory device |
| 09/28/1999 | US5959896 Multi-state flash memory cell and method for programming single electron differences |
| 09/28/1999 | US5959892 Apparatus and method for programming virtual ground EPROM array cell without disturbing adjacent cells |
| 09/28/1999 | US5959883 Recording and playback integrated system for analog non-volatile flash memory |
| 09/28/1999 | US5959882 Nonvolatile semiconductor memory device and data writing method therefor |
| 09/28/1999 | US5959880 Low aspect ratio magnetoresistive tunneling junction |
| 09/28/1999 | US5959879 Ferroelectric memory devices having well region word lines and methods of operating same |
| 09/28/1999 | US5959878 Ferroelectric memory cell with shunted ferroelectric capacitor and method of making same |
| 09/28/1999 | US5959854 Voltage step-up circuit and method for controlling the same |
| 09/28/1999 | US5959606 Rasterizer for pattern generator |
| 09/28/1999 | US5959486 Address transition detection circuit |
| 09/28/1999 | US5959471 Method and apparatus for reducing the bias current in a reference voltage circuit |
| 09/28/1999 | US5959467 High speed dynamic differential logic circuit employing capacitance matching devices |
| 09/28/1999 | US5959334 Semiconductor memory device |
| 09/28/1999 | US5959321 DRAM matrix of basic organizational units each with pair of capacitors with hexagon shaped planar portion |
| 09/23/1999 | WO1999048101A1 Embedded static random access memory for field programmable gate array |
| 09/23/1999 | WO1999048100A2 Semi-conductor device with a memory cell |
| 09/23/1999 | WO1999048015A1 Ferroelectric memory for a programmable controlling device |
| 09/23/1999 | DE19900365A1 Semiconductor memory e.g. DRAM |
| 09/23/1999 | DE19833570A1 Multi-port semiconductor memory with grouped bitlines |
| 09/22/1999 | EP0944092A2 Non-volatile semiconductor memory device |
| 09/22/1999 | EP0944091A2 Ferroelectric memory device |
| 09/22/1999 | EP0943177A1 Clock vernier adjustment |
| 09/22/1999 | EP0829044A4 Floating gate memory device with protocol to terminate program load cycle |
| 09/22/1999 | EP0820631B1 Circuit for sram test mode isolated bitline modulation |
| 09/22/1999 | CN1229513A Method and apparatus for protecting flash memory |
| 09/22/1999 | CN1229254A Mass storage enciphered storage chip |
| 09/22/1999 | CN1229253A Mass storage enciphered storage chip |
| 09/22/1999 | CN1229252A Semiconductor integrated circuit device having clamp circuit |
| 09/22/1999 | CN1229251A Semiconductor memory device having dynamic data amplifier capable of reducing power dissipation |
| 09/22/1999 | CN1229248A Voltage converting buffer circuit |
| 09/22/1999 | CN1229212A Signaling improvement using extended transmission lines on high speed DIMMS |
| 09/21/1999 | US5956349 Semiconductor memory device for high speed data communication capable of accurate testing of pass/fail and memory system employing the same |
| 09/21/1999 | US5956290 DLL circuit and a memory device building the same in |
| 09/21/1999 | US5956288 Modular memory system with shared memory access |
| 09/21/1999 | US5956285 Synchronous semiconductor memory device with multi-bank configuration |
| 09/21/1999 | US5956284 Method and apparatus for writing to memory components |
| 09/21/1999 | US5956282 Antifuse detect circuit |
| 09/21/1999 | US5956281 Semiconductor memory device capable of setting substrate voltage shallow in disturb test mode and self refresh mode |
| 09/21/1999 | US5956279 Static random access memory device with burn-in test circuit |
| 09/21/1999 | US5956278 Semiconductor circuit device with internal power supply circuit |
| 09/21/1999 | US5956275 Memory-cell array and a method for repairing the same |
| 09/21/1999 | US5956269 Non-volatile SRAM |
| 09/21/1999 | US5956267 Self-aligned wordline keeper and method of manufacture therefor |
| 09/21/1999 | US5956266 Reference cell for a 1T/1C ferroelectric memory |
| 09/21/1999 | US5956002 Structures and methods for limiting current in ionizable gaseous medium devices |
| 09/21/1999 | US5955914 Voltage regulator for a voltage pump in a DRAM |
| 09/21/1999 | US5955905 Signal generator with synchronous mirror delay circuit |
| 09/21/1999 | US5955904 Semiconductor integrated circuit with appropriate data output timing and reduced power consumption |
| 09/21/1999 | US5955896 Input buffer using a differential amplifier |
| 09/21/1999 | US5955891 Semiconductor integrated circuit device with output circuit |
| 09/21/1999 | US5954804 Synchronous memory device having an internal register |
| 09/16/1999 | WO1999046777A1 Page mode erase in a flash memory array |
| 09/16/1999 | WO1999046776A1 Semiconductor storage device |
| 09/16/1999 | WO1999046775A2 Performing concurrent refresh and current control operations in a memory subsystem |
| 09/16/1999 | CA2317576A1 Page mode erase in a flash memory array |
| 09/15/1999 | EP0942430A1 Method and apparatus for 1-T SRAM compatible memory |
| 09/15/1999 | EP0942429A2 Column address generator circuit |
| 09/15/1999 | EP0852799A4 Variable stage charge pump |
| 09/15/1999 | EP0650631B1 Non-disruptive, randomly addressable memory system |
| 09/15/1999 | CN1228598A Memory readout circuit and static random access memory |
| 09/15/1999 | CN1228597A Reference voltage generating circuit with MOS transistors having floating gate |
| 09/15/1999 | CN1045133C Semiconductor memory apparatus |
| 09/14/1999 | US5953739 Synchronous DRAM cache using write signal to determine single or burst write |
| 09/14/1999 | US5953286 Semiconductor memory |
| 09/14/1999 | US5953282 Circuit for generating switching control signal |
| 09/14/1999 | US5953281 Semiconductor memory device having switch to selectively connect output terminal to bit lines |
| 09/14/1999 | US5953280 Bank selection for synchronous readable and writable semiconductor memory |
| 09/14/1999 | US5953279 Fuse option circuit for memory device |