| Patents for H03K 19 - Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits (41,996) |
|---|
| 03/24/2004 | CN1143490C Coupling arrangement in terminating circuit |
| 03/24/2004 | CN1143434C High speed ratioed CMOS Logic structure for pulsed input |
| 03/24/2004 | CN1143433C Level switching circuit |
| 03/24/2004 | CN1143314C Reduced voltage input/reduced voltage output tri-state buffers and methods therefor |
| 03/23/2004 | US6711717 Method and system for compiling circuit designs |
| 03/23/2004 | US6710638 Voltage conversion circuit and semiconductor device |
| 03/23/2004 | US6710634 Power on reset circuit |
| 03/23/2004 | US6710632 Drive circuit |
| 03/23/2004 | US6710629 Impedance comparison integrator circuit |
| 03/23/2004 | US6710627 Dynamic CMOS circuits with individually adjustable noise immunity |
| 03/23/2004 | US6710625 Semiconductor integrated circuit having a gate array structure |
| 03/23/2004 | US6710624 Programmable array logic circuit macrocell using ferromagnetic memory cells |
| 03/23/2004 | US6710623 Cascadable bus based crossbar switching in a programmable logic device |
| 03/23/2004 | US6708890 Circuit configuration and method for authenticating the content of a memory area |
| 03/18/2004 | WO2004023620A1 System and method for application monitoring and automatic disaster recovery for high-availability |
| 03/18/2004 | WO2004023240A2 Event driven dynamic logic for reducing power consumption |
| 03/18/2004 | WO2004001568A3 Single pin multilevel integrated circuit test interface |
| 03/18/2004 | WO2003014959A3 Universal computer architecture |
| 03/18/2004 | US20040052249 Bus switch circuit and interactive level shifter |
| 03/18/2004 | US20040052130 Method of self-synchronization of configurable elements of a programmable unit |
| 03/18/2004 | US20040051568 Transistor output circuit, semiconductor device including transistor output circuit, and switching electric power unit having transistor output circuit |
| 03/18/2004 | US20040051567 Skew-free dual rail bus driver |
| 03/18/2004 | US20040051565 Comparator and method for detecting a signal using a reference derived from a differential data signal pair |
| 03/18/2004 | US20040051563 Symmetric differential logic circuits |
| 03/18/2004 | US20040051562 Process monitor based keeper scheme for dynamic circuits |
| 03/18/2004 | US20040051561 Adaptive keeper sizing for dynamic circuits based on fused process corner data |
| 03/18/2004 | US20040051560 Limited switch dynamic logic selector circuits |
| 03/18/2004 | US20040051559 Input buffer circuit with constant response speed of output inversion |
| 03/18/2004 | US20040051557 Input buffer of differential amplification type in semiconductor device |
| 03/18/2004 | US20040051556 Semiconductor integrated circuit having high-speed and low-power logic gates with common transistor substrate potentials, design methods thereof, and related program recording medium |
| 03/18/2004 | US20040051555 Apparatus and method for power efficient line driver |
| 03/18/2004 | US20040051554 Fast controlled output buffer |
| 03/18/2004 | US20040051391 Adaptive, self-calibrating, low noise output driver |
| 03/18/2004 | DE19706985B4 Eingangspufferschaltkreis Input buffer circuit |
| 03/17/2004 | EP1398836A2 Thin film semiconductor device and manufacturing method |
| 03/17/2004 | EP1398706A2 Internal bus system for DFPS, building blocks with two dimensional or multidimensional programmable cell structures to handle large amounts of data involving high networking requirements |
| 03/17/2004 | EP1397863A2 Reconfigurable logic device |
| 03/17/2004 | EP1010013B1 Impedance control circuit |
| 03/17/2004 | CN1483244A Output driver circuit with current detection |
| 03/17/2004 | CN1482739A Re-programmable logic array |
| 03/17/2004 | CN1482735A Apparatus and method for frequency signal starting |
| 03/17/2004 | CN1482730A Integrated circuit driver with stable bootstrap power supply |
| 03/16/2004 | US6708284 Method and apparatus for improving reliability in microprocessors |
| 03/16/2004 | US6708261 Multi-stage data buffers having efficient data transfer characteristics and methods of operating same |
| 03/16/2004 | US6708191 Configurable logic block with and gate for efficient multiplication in FPGAS |
| 03/16/2004 | US6708190 Reduced product term carry chain |
| 03/16/2004 | US6707727 Timing signal generator for correctly transmitting a signal at high speed without waveform distortion |
| 03/16/2004 | US6707328 Semiconductor integrated circuit related to a circuit operating on the basis of a clock signal |
| 03/16/2004 | US6707325 Semiconductor integrated circuit with input/output interface adapted for small-amplitude operation |
| 03/16/2004 | US6707324 Low ground bounce output driver |
| 03/16/2004 | US6707318 Low power entry latch to interface static logic with dynamic logic |
| 03/16/2004 | US6707317 Method and apparatus for asynchronously controlling domino logic gates |
| 03/16/2004 | US6707315 Registered logic macrocell with product term allocation and adjacent product term stealing |
| 03/11/2004 | WO2004021571A2 Clocked half-rail differential logic with single-rail logic |
| 03/11/2004 | WO2004021539A2 Transition detection at input of integrated circuit device |
| 03/11/2004 | WO2004021355A2 Electronic device with data storage device |
| 03/11/2004 | WO2004021022A2 Integrated circuit with embedded identification code |
| 03/11/2004 | WO2003032557A3 Method and system for compiling circuit designs |
| 03/11/2004 | US20040049759 Programmable logic array embedded in mask-programmed ASIC |
| 03/11/2004 | US20040046602 Voltage generator |
| 03/11/2004 | US20040046598 I/o pad overvoltage protection circuitry |
| 03/11/2004 | US20040046591 Method for contact pad isolation |
| 03/11/2004 | US20040046590 Asynchronous pipeline with latch controllers |
| 03/11/2004 | US20040046575 Semiconductor device protecting built-in transistor from the voltage applied at test mode |
| 03/11/2004 | US20040046209 When n-channel thin film transistors(TFTs) and p-channel TFTs are formed on a polycrystalline silicon film formed on a glass substrate, a process is included in which P-dopant or N-dopant is introduced at the same time to the channel region |
| 03/11/2004 | DE19854994B4 Getaktete Logigschaltung Clocked logic circuit means |
| 03/10/2004 | EP1396893A2 Method for forming Josephson junction, Josephson junction and apparatus using Josephson junction |
| 03/10/2004 | EP1395894A1 Low power clock distribution methodology |
| 03/10/2004 | CN1481616A Designs of integrated circuits for high-speed signals and methods therefor in CMOS circuits |
| 03/10/2004 | CA2403028A1 Dynamic phase logic gate |
| 03/09/2004 | US6704889 Enhanced embedded logic analyzer |
| 03/09/2004 | US6704826 Digital signal isolation |
| 03/09/2004 | US6704818 Voltage-mode driver with pre-emphasis, slew-rate control and source termination |
| 03/09/2004 | US6704242 Semiconductor integrated circuit |
| 03/09/2004 | US6703891 Charge pump with improved reliability |
| 03/09/2004 | US6703873 Pull-up circuit for input/output terminals of electronic appliances |
| 03/09/2004 | US6703869 Method and apparatus for low latency distribution of logic signals |
| 03/09/2004 | US6703868 Methods, apparatus, and systems for reducing interference on nearby conductors |
| 03/09/2004 | US6703867 Clocked full-rail differential logic with sense amplifier and shut-off |
| 03/09/2004 | US6703866 Selectable interface for interfacing integrated circuit modules |
| 03/09/2004 | US6703865 Line-driver with power down loopback protection |
| 03/09/2004 | US6703864 Buffer circuit |
| 03/09/2004 | US6703863 Level shift circuit |
| 03/09/2004 | US6703862 Efficient loadable registers in programmable logic devices |
| 03/09/2004 | US6703861 Architecture and interconnect scheme for programmable logic circuits |
| 03/09/2004 | US6703860 I/O block for a programmable interconnect circuit |
| 03/09/2004 | US6703859 Programmable logic device and method of controlling clock signal thereof |
| 03/09/2004 | US6703858 Logic architecture for single event upset immunity |
| 03/09/2004 | US6703857 Integrated circuit of superconducting circuit blocks and method of designing the same |
| 03/09/2004 | US6703848 Digitally controlled adaptive driver for sensing capacitive load |
| 03/09/2004 | US6703680 Programmable element programmed by changes in resistance due to phase transition |
| 03/04/2004 | WO2004019495A2 Supply voltage modulation circuit for mos transistors, reconfigurable logic device and method of processing an input signal to a logic circuit |
| 03/04/2004 | WO2004019492A2 Clocked full-rail differential logic with sense amplifier and shut-off |
| 03/04/2004 | WO2003079550A3 Implementation of wide multiplexers in reconfigurable logic |
| 03/04/2004 | WO2003075138A8 Low jitter clock for a multi-gigabit transceiver on a field programmable gate array |
| 03/04/2004 | WO2002084877A3 Differential cascode current mode driver |
| 03/04/2004 | US20040041615 Level shift circuit |
| 03/04/2004 | US20040041614 Amplitude converting circuit |
| 03/04/2004 | US20040041612 Amplifiers with variable swing control |
| 03/04/2004 | US20040041607 Method and circuit for generating constant slew rate output signal |