Patents
Sitemap › G11 - Information storage › G11C - Static stores › G11C 7 - Arrangements for writing information into, or reading information out from, a digital store
Patents for G11C 7 - Arrangements for writing information into, or reading information out from, a digital store (53,197)
09/2005
09/29/2005WO2005091299A1 Latch circuit and method for writing and reading volatile and non-volatile data to and from the latch
09/29/2005WO2005089086A2 Method and apparatus for read bitline clamping for gain cell dram devices
09/29/2005US20050216690 Data transfer control method, and peripheral circuit, data processor and data processing system for the method
09/29/2005US20050216676 Semiconductor memory device and method of entry of operation modes thereof
09/29/2005US20050216654 System and module including a memory device having a power down mode
09/29/2005US20050213475 Sample-and-hold interface circuit of a pickup head
09/29/2005US20050213421 Non-volatile memory device architecture, for instance a flash kind, having a serial communication interface
09/29/2005US20050213417 Circuit arrangement for latency regulation
09/29/2005US20050213410 Method to prevent bit line capacitive coupling
09/29/2005US20050213409 Fuel cell stack
09/29/2005US20050213407 Bit line sense amplifier for inhibiting increase of offset voltage and method for fabricating the same
09/29/2005US20050213406 High speed and low power sense amplifier
09/29/2005US20050213405 Power save mode transition using loading translation function
09/29/2005US20050213404 Semiconductor memory device and precharge control method
09/29/2005US20050213400 Circuit for controlling an enabling time of an internal control signal according to an operating frequency of a memory device and the method thereof
09/29/2005US20050213399 Method and apparatus to write data
09/29/2005US20050213396 Memory interface control circuit and memory interface control method
09/29/2005US20050213394 Multiple-select multiplexer circuit, semiconductor memory device including a multiplexer circuit and method of testing the semiconductor memory device
09/29/2005US20050213387 Semiconductor memory device enhancing reliability in data reading
09/29/2005US20050213381 Semiconductor device for reducing coupling noise
09/29/2005US20050213364 Device structure of ferroelectric memory and nondestructive reading method
09/29/2005US20050212573 Clock distortion detector using a synchronous mirror delay circuit
09/29/2005US20050212552 Semiconductor integrated circuit device and on-die termination circuit
09/29/2005US20050212551 Memory module system with efficient control of on-die termination
09/29/2005US20050211786 Nonvolatile memory
09/29/2005DE10334779B4 Halbleiterspeichermodul A semiconductor memory module
09/29/2005DE102004010191A1 Integrierter Halbleiterspeicher mit Leseverstärker Integrated semiconductor memory having sense amplifiers
09/28/2005EP1579456A1 Sram memory cell and method for compensating a leakage current flowing into the sram memory cell
09/28/2005EP1579335A2 Read-write switching method for a memory controller
09/28/2005CN2730055Y Intercommunication message device
09/28/2005CN1675838A Synchronous mirror delay (SMD) circuit and method including a counter and reduced size bi-directional delay line
09/28/2005CN1674160A Access method for a nand flash memory chip, and corresponding nand flash memory chip
09/28/2005CN1674158A Semiconductor device for reducing coupling noise
09/28/2005CN1674157A Non-volatile semiconductor memory device and writing method therefor
09/28/2005CN1674156A Semiconductor device
09/28/2005CN1674153A Methods and circuits for latency control in accessing memory devices
09/28/2005CN1674152A Semiconductor memory device and precharge control method
09/28/2005CN1674150A 半导体存储器件 The semiconductor memory device
09/28/2005CN1674149A 半导体存储器件 The semiconductor memory device
09/28/2005CN1674146A Information medium device with expandable functional module
09/28/2005CN1674145A Circuit for controlling an enabling time of an internal control signal according to an operating frequency of a memory device and the method thereof
09/28/2005CN1674144A Semiconductor memory device and reading out method for redundancy remedial address
09/27/2005US6950898 Data amplifier having reduced data lines and/or higher data rates
09/27/2005US6950770 Method and apparatus for calibration of a delay element
09/27/2005US6950370 Synchronous memory device for preventing erroneous operation due to DQS ripple
09/27/2005US6950368 Low-voltage sense amplifier and method
09/27/2005US6950367 Memory embedded logic integrated circuit mounting memory circuits having different performances on the same chip
09/27/2005US6950366 Method and system for providing a low power memory array
09/27/2005US6950365 Semiconductor memory device having bitline coupling scheme capable of preventing deterioration of sensing speed
09/27/2005US6950362 Semiconductor memory device
09/27/2005US6950361 Nonvolatile semiconductor memory device using ferroelectric capacitor
09/27/2005US6950360 Memory circuit apparatus
09/27/2005US6950359 Memory bit line leakage repair
09/27/2005US6950354 Semiconductor memory
09/27/2005US6950353 Cell data margin test with dummy cell
09/27/2005US6950352 Method and apparatus for replacing a defective cell within a memory device having twisted bit lines
09/27/2005US6950350 Configurable pipe delay with window overlap for DDR receive data
09/27/2005US6950342 Differential floating gate nonvolatile memories
09/27/2005US6950341 Semiconductor memory device having plural sense amplifiers
09/27/2005US6950330 Addressing of memory matrix
09/27/2005US6950328 Imprint suppression circuit scheme
09/27/2005US6950324 Memory device composed of a plurality of memory chips in a single package
09/22/2005WO2005088641A1 Semiconductor memory and operating method of semiconductor memory
09/22/2005WO2005088465A1 Data communication using fault tolerant error correcting codes and having reduced ground bounce
09/22/2005US20050210196 Memory module having an integrated circuit buffer device
09/22/2005US20050210183 Apparatus and method for determining erasability of data
09/22/2005US20050210175 Memory module capable of improving the integrity of signals transmitted through a data bus and a command/address bus, and a memory system including the same
09/22/2005US20050207266 Semiconductor integrated circuit device
09/22/2005US20050207259 Non-volatile semiconductor memory device and writing method therefor
09/22/2005US20050207257 Memory device and method having banks of different sizes
09/22/2005US20050207255 System having a controller device, a buffer device and a plurality of memory devices
09/22/2005US20050207254 Detection circuit for mixed asynchronous and synchronous memory operation
09/22/2005US20050207251 Integrated semiconductor memory with sense amplifier
09/22/2005US20050207250 Sense amplifier of ferroelectric memory device
09/22/2005US20050207249 Reference voltage generation circuit, data driver, display device, and electronic instrument
09/22/2005US20050207248 Shared bit line cross-point memory array manufacturing method
09/22/2005US20050207246 Semiconductor memory device
09/22/2005US20050207244 Semiconductor memory and redundancy repair method
09/22/2005US20050207243 Semiconductor memory device with redundancy circuit
09/22/2005US20050207242 Semiconductor memory device with a hierarchical bit lines, having row redundancy means
09/22/2005US20050207240 Digital processing device with disparate magnetoelectronic gates
09/22/2005US20050207239 Semiconductor memory device and timing control method
09/22/2005US20050207238 Clock distribution networks and conductive lines in semiconductor integrated circuits
09/22/2005US20050207233 Dual bus memory burst architecture
09/22/2005US20050207232 Access method for a NAND flash memory chip, and corresponding NAND flash memory chip
09/22/2005US20050207223 Latch circuit and method for writing and reading volatile and non-volatile data to and from the latch
09/22/2005US20050207213 Highly compact non-volatile memory and method therefor with internal serial buses
09/22/2005US20050206441 Booster circuit, semiconductor device, and electronic apparatus
09/22/2005US20050206426 Integrated circuit systems and devices having high precision digital delay lines therein
09/22/2005US20050206420 Apparatus for latency specific duty cycle correction
09/22/2005US20050206411 Device for generating a bit line selection signal of a memory device
09/22/2005DE10323863B4 Integrierte Schaltung und Verfahren zum Betreiben einer integrierten Schaltung Integrated circuit and method for operating an integrated circuit
09/22/2005DE102004032478A1 Verzögerungsregelkreis in Halbleiterspeichervorrichtung und sein Taktsynchronisierverfahren Delay control circuit in semiconductor memory device and its Taktsynchronisierverfahren
09/22/2005DE102004009958B3 Schaltungsanordnung zur Latenzregelung Circuit arrangement for latency control
09/21/2005EP1576615A2 Hardware security device for magnetic memory cells
09/21/2005EP1576613A2 Method and device for protection of an mram device against tampering
09/21/2005EP1576610A2 Sense amplifier for a memory having at least two distinct resistance states
09/21/2005EP1576609A2 Method of address individual memory devices on a memory module
09/21/2005EP1576445A2 Methods and apparatus for improved memory access
09/21/2005EP1576347A2 Apparatus and method for a current limiting bleeder device shared by columns of different memory arrays
1 ... 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 ... 532