| Patents for G06F 13 - Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units (158,002) |
|---|
| 01/19/1989 | DE3722938A1 Circuit arrangement for transmitting data signals between a central data processing device and a number of decentralised devices |
| 01/18/1989 | EP0299677A2 Redundancy circuitry |
| 01/18/1989 | EP0299523A2 Map case network virtual connection interface system |
| 01/18/1989 | EP0055741B1 Input/output system and method of communication for peripheral devices in data processing system |
| 01/17/1989 | US4799199 Bus master having burst transfer mode |
| 01/17/1989 | US4799187 Memory address generator with device address type specifier |
| 01/17/1989 | US4799148 Data processing system |
| 01/17/1989 | US4799061 Secure component authentication system |
| 01/12/1989 | WO1989000312A1 Method and apparatus for data buffer management |
| 01/12/1989 | DE3721603A1 Method and arrangement for controlling the transfer of data via a data line system for input-output units of a data processing system |
| 01/11/1989 | EP0298520A2 Device capable of judging a nest level at a high speed |
| 01/11/1989 | EP0298269A2 Bus arbiter with equitable priority scheme |
| 01/11/1989 | EP0298220A2 Resource access synchronisation device for a computer having a plurality of components |
| 01/11/1989 | CN1030310A Hardware demand fetch cycle system interface |
| 01/10/1989 | US4797877 Communication system dynamic conferencer circuit |
| 01/10/1989 | US4797853 Direct memory access controller for improved system security, memory to memory transfers, and interrupt processing |
| 01/10/1989 | US4797851 Data transfer control equipment |
| 01/10/1989 | US4797815 Interleaved synchronous bus access protocol for a shared memory multi-processor system |
| 01/10/1989 | US4797812 System for continuous DMA transfer of virtually addressed data blocks |
| 01/10/1989 | US4797809 Direct memory access device for multidimensional data transfers |
| 01/04/1989 | EP0297964A1 Procedure for equipment control through a local network, especially for automation of a workshop |
| 01/04/1989 | EP0297931A2 Bus adapter unit for digital data processing system |
| 01/04/1989 | EP0297772A2 Mouse pointer with switchable emulation mode |
| 01/04/1989 | EP0297629A2 Communications systems |
| 01/04/1989 | EP0297481A1 Input/output bus system connected to a plurality of input/output units for data processing installations |
| 01/04/1989 | EP0297480A1 Method and arrangement for regulating the load of a data line system for input/output devices in a data processing installation |
| 01/03/1989 | US4796232 Dual port memory controller |
| 01/03/1989 | US4796221 Memory control device |
| 01/03/1989 | US4796176 Interrupt handling in a multiprocessor computing system |
| 01/03/1989 | US4796022 Double transit bus system |
| 01/03/1989 | CA1248239A1 Equal access bus arbiter |
| 12/29/1988 | WO1988010465A1 Signal output device |
| 12/29/1988 | WO1988008576A3 Apparatus and method for servicing interrupts utilizing a pended bus |
| 12/28/1988 | CN88100963A Dma access arbitration device in which cpu can arbitrate on behalf of attachment having no arbiter |
| 12/28/1988 | CA1247747A Queued access of common communications link with expanded addressing and error checking protocol |
| 12/28/1988 | CA1247746A Method and apparatus for synchronizing the timing subsystems of the physical modules of a local area network |
| 12/27/1988 | US4794592 Serial network architecture for user oriented devices |
| 12/27/1988 | US4794525 External interface control circuitry for microcomputer systems |
| 12/27/1988 | US4794520 Interface system for computer port sharing of multiple devices |
| 12/27/1988 | US4794516 Method and apparatus for communicating data between a host and a plurality of parallel processors |
| 12/22/1988 | DE3718986A1 Method of controlling a digital communication system with decentralised memory devices (memory division) |
| 12/21/1988 | EP0295461A2 A method for locating resources in computer networks |
| 12/21/1988 | EP0295426A2 Method and apparatus for generating alert messages in a communication network |
| 12/21/1988 | EP0295380A2 Method of disseminating network state information |
| 12/21/1988 | EP0295379A2 Method and apparatus for communication network alert message construction |
| 12/21/1988 | CN88100740A Processor apparatus with improved control of electromagnetic radiation |
| 12/21/1988 | CN87108351A Data processing system having bus command generated by one subsystem on behalf of another subsustem |
| 12/20/1988 | US4792926 High speed memory system for use with a control bus bearing contiguous segmentially intermixed data read and data write request signals |
| 12/20/1988 | US4792920 Interface providing impedance matching by selective connection of a resistor array to a power supply |
| 12/20/1988 | US4792890 Method for resolving conflicts between interrupt sources sharing the same priority level |
| 12/20/1988 | CA1247249A1 System bus means for inter-processor communication |
| 12/20/1988 | CA1247248A1 Transfer control equipment |
| 12/14/1988 | EP0294891A1 Office automation system |
| 12/14/1988 | EP0294420A1 Data transfer circuit. |
| 12/14/1988 | CN88100962A Computer system having programmable dma control |
| 12/13/1988 | US4791566 Terminal device session management protocol |
| 12/13/1988 | US4791563 Arrangement for apportioning priority among co-operating computers |
| 12/13/1988 | US4791562 Data processing system in which modules logically "OR" number sequences onto control lines to obtain the use of a time shared bus |
| 12/13/1988 | US4791553 Control unit of input-output interface circuits in an electronic processor |
| 12/13/1988 | CA1246749A1 Printer-tape data link processor |
| 12/13/1988 | CA1246748A1 Dual function i/o controller |
| 12/08/1988 | DE3716633A1 Circuit arrangement for telecommunications systems, in particular telephone switching systems, in each case with a plurality of processors and memories |
| 12/07/1988 | EP0294318A2 Circuit arrangement for controlling the parallel access of decentralized memories (fault address memory) |
| 12/07/1988 | EP0294317A2 Shared access to a common memory by a central data processor and a decentralized input/output processor |
| 12/07/1988 | EP0294316A2 Control method for a digital communication system in the reset-hold state |
| 12/07/1988 | EP0293860A2 Peripheral controller and adapter interface |
| 12/07/1988 | EP0293851A2 Digital signal processor |
| 12/06/1988 | US4789958 Carry-look-ahead adder including bipolar and MOS transistors |
| 12/06/1988 | US4789928 Auction information transmission processing |
| 12/06/1988 | US4789926 Digital data processing arbitration system |
| 12/06/1988 | US4789789 Event distribution and combination system |
| 12/06/1988 | CA1246238A1 System control network for multiple processor modules |
| 12/01/1988 | WO1988009535A1 Processor control system |
| 11/30/1988 | EP0292625A1 Level clamp for three-state CMOS bus structure |
| 11/30/1988 | EP0292539A1 Data communications network |
| 11/30/1988 | EP0292499A1 Apparatus and method responding to an aborted signal exchange between subsystems in a data processing system |
| 11/30/1988 | EP0055763B1 Input/output processor and method of communication for data processing system |
| 11/29/1988 | US4788693 Data communication replicator |
| 11/29/1988 | US4788666 Memory units with normal and bit select write modes |
| 11/29/1988 | US4788660 Data bus buffer control circuit |
| 11/29/1988 | US4788642 Data control system allowing simultaneous communication between a host and a plurality of peripherals over predetermined bit lines |
| 11/29/1988 | US4788641 Magnetic tape prefetch control system dynamically varying the size of the prefetched block |
| 11/29/1988 | US4788640 Priority logic system |
| 11/29/1988 | US4788639 Frequency-coded multi-level interrupt control system for a multiprocessor system |
| 11/29/1988 | US4788638 Data transfer apparatus between input/output devices and main storage with channel devices being of a concentrated type and stand-alone type |
| 11/29/1988 | US4788637 Communication control apparatus |
| 11/29/1988 | CA1245770A1 Apparatus and method for control of one computer system by another computer system |
| 11/29/1988 | CA1245769A1 Bus interface |
| 11/24/1988 | DE3715291A1 Circuit arrangement for extending the connection possibilities for peripheral units which co-operate with a central control device |
| 11/23/1988 | EP0291907A2 Interprocessor communication system in information processing system enabling communication between execution processor units during communication between other processor units |
| 11/23/1988 | CN88100762A Programmable option select |
| 11/22/1988 | US4787064 Circuit module with interface circuits for connecting to plurality of busses operating in different operating modes |
| 11/22/1988 | US4787041 Data control system for digital automatic flight control system channel with plural dissimilar data processing |
| 11/22/1988 | US4787033 Arbitration mechanism for assigning control of a communications path in a digital computer system |
| 11/22/1988 | US4787032 Priority arbitration circuit for processor access |
| 11/22/1988 | US4787030 Data processing apparatus with fixed address space |
| 11/22/1988 | US4787029 Level converting bus extender with subsystem selection signal decoding enabling connection to microprocessor |
| 11/22/1988 | US4787028 Data processing system |
| 11/22/1988 | US4787027 System using an adapter board to couple a personal computer to a plurality of peripherals in a financial environment |
| 11/22/1988 | US4786899 Circuit arrangement for PCM telecommunication facilities |