Patents
Sitemap › G06 - Computing; Calculating; Counting › G06F - Electric digital data processing › G06F 13 - Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
Patents for G06F 13 - Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units (158,002)
10/1987
10/27/1987US4703418 Method and apparatus for performing variable length data read transactions
10/27/1987US4703202 Two-stage gate circuit providing inverted and non-inverted outputs
10/27/1987US4703198 Bi-directional data transfer circuit that is directionally responsive to the impedance condition of an associated input/output port of a microcomputer
10/27/1987EP0209527A4 Method of communications between register-modelled radio devices.
10/27/1987CA1228677A1 Peripheral interface system
10/27/1987CA1228676A1 Computer terminal system with memory shared between remote devices
10/27/1987CA1228675A2 Computer vector multi-processing control
10/22/1987WO1987006370A1 Interrupt control method in a multiprocessor system
10/22/1987WO1987006369A1 Method of assigning a board slot number
10/22/1987DE3711612A1 Transmission control device for a printer
10/22/1987DE3613428A1 Circuit arrangement to display the busy state of a resource
10/21/1987EP0242054A2 Contention system
10/21/1987EP0242003A2 Processor internal bus control
10/21/1987EP0241905A2 Circuit board for on-line insertion in computer system
10/21/1987EP0241678A2 Method for self-configuring terminals in a data processing system
10/20/1987US4701888 Data bus discharging circuit
10/20/1987US4701878 Circuit arrangement
10/20/1987US4701848 System for effectively paralleling computer terminal devices
10/20/1987US4701845 User interface processor for computer network with maintenance and programmable interrupt capability
10/20/1987US4701841 System for altering data transmission modes
10/20/1987US4701755 Data switching system
10/15/1987DE3704111A1 Input interface for bus systems
10/15/1987DE3612034A1 Modular control system with bus line
10/14/1987EP0241129A2 Addressing arrangement for a RAM buffer controller
10/14/1987EP0240873A2 I/O Handler
10/14/1987EP0240749A2 Disk controller bus interface
10/14/1987EP0240616A1 Method to test and set data in a record on disk in one atomic input/output operation
10/14/1987CN87102475A Control system for shared storage of multiprocessor system consisted of many processor systems
10/13/1987US4700358 Synchronous/asynchronous modem
10/13/1987US4700330 Memory for a digital data processing system including circuit for controlling refresh operations during power-up and power-down conditions
10/13/1987US4700292 Interface circuit arrangement for transferring data from a master processor to a slave processor
10/13/1987US4700274 Ring-connected circuit module assembly
10/13/1987US4700185 Request with response mechanism and method for a local area network controller
10/13/1987CA1228168A1 I/o scanner for an industrial control
10/13/1987CA1228167A1 Diagnostic method and system of channel control unit
10/12/1987EP0137804A4 Data network interface.
10/08/1987WO1987006035A1 Parity detection system for wide bus circuitry
10/07/1987EP0239979A2 Priority order determination apparatus
10/07/1987EP0239952A2 High-speed link for connecting peer systems
10/07/1987EP0239937A2 Serial communications controller
10/07/1987EP0239827A2 Method for the control of a common memory of a multiprocessor system comprising separate microprocessor systems
10/07/1987EP0239638A1 Data processing system for a financial environment.
10/06/1987US4698757 Terminal procedure for utilizing host processor log on and log off prompts
10/06/1987US4698753 Multiprocessor interface device
10/06/1987US4698746 Multiprocessor communication method and apparatus
10/06/1987US4697858 Active bus backplane
10/06/1987CA1227882A1 System and process for processing information
10/06/1987CA1227880A1 Electrical interface system
10/06/1987CA1227879A1 Buffer system for input/output portion of digital data processing system
10/06/1987CA1227878A1 Data transfer system and method of operation thereof
10/06/1987CA1227874A1 Resilient bus system
10/06/1987CA1227864A1 Interrupt bus structure
10/01/1987DE3610523A1 Method for asynchronous serial data transmission and arrangement to carry out the method
09/1987
09/30/1987EP0239324A2 CPU channel to CPU channel extender
09/30/1987EP0239323A2 CPU channel to control unit extender
09/30/1987EP0239300A2 Multiprocessor bus protocol
09/30/1987EP0239298A2 Data processing system having modifiable input/output priority selection
09/30/1987EP0239236A1 Multiplex system
09/30/1987EP0239155A1 Data transfer method between a first and a second processor
09/30/1987EP0239128A2 Data processing device with direct memory access function
09/30/1987CN87102160A Operation method for altering data processor and device therefor
09/29/1987US4697233 Partial duplication of pipelined stack with data integrity checking
09/29/1987US4697232 I/O device reconnection in a multiple-CPU, dynamic path allocation environment
09/29/1987US4697107 Four-state I/O control circuit
09/29/1987CA1227575A1 Universal realtime transparent asynchronous serial/echoplex converter
09/23/1987EP0238090A2 Microcomputer capable of accessing internal memory at a desired variable access time
09/23/1987EP0237894A2 Electronic apparatus provided with several main modules stacked upon one another
09/23/1987EP0237841A1 Method for processing configuration changes of a data processing system and device for carrying out the method
09/23/1987EP0237839A2 Serial data bus for intermodule data communications and method of data arbitration and collision detection on a data bus
09/23/1987EP0237680A2 Event distribution and combination system
09/23/1987EP0237671A2 Controlling the execution of host computer application programs through a second computer
09/22/1987US4695955 Electronic device providing a universal interface between sensors and an acquisition and processing unit of the signals originating from said sensors
09/22/1987US4695952 Dual redundant bus interface circuit architecture
09/22/1987US4695948 Bus to bus converter using a RAM for multiple address mapping
09/22/1987US4695946 Maintenance subsystem for computer network including power control and remote diagnostic center
09/22/1987US4695945 Processor I/O and interrupt filters allowing a co-processor to run software unknown to the main processor
09/22/1987US4695944 Computer system comprising a data, address and control signal bus which comprises a left bus and a right bus
09/22/1987US4695839 Slave-type interface circuit operating with a series bus
09/16/1987EP0237193A2 Backplane structure for a computer superpositioning scalar and vector operations
09/16/1987EP0236762A1 Multiprocessor system
09/16/1987EP0236744A2 Reconfigurable automatic tasking system
09/16/1987EP0120914B1 Multiprocessor computing system featuring shared global control
09/16/1987EP0113369B1 Scaling of sound source signatures in underwater seismic exploration
09/15/1987US4694453 System for adjusting signal transmission timing in time-division multiplexing signal transmission
09/15/1987US4694421 Interface system which selectively provides impedance matching between a host computer and a control circuit
09/15/1987US4694394 Microprocessor system having a multiplexed address/data bus which communicates with a plurality of memory and input/output devices including TTL output gates
09/15/1987CA1226957A1 Interrupt level sharing
09/09/1987EP0235977A2 Bi-directional databus system for supporting superposition of vector and scalar operations in a computer
09/09/1987EP0126771B1 Apparatus and method for arbitrating between signals
09/08/1987US4692895 Microprocessor peripheral access control circuit
09/08/1987US4692862 Rapid message transmission system between computers and method
09/08/1987US4692859 Multiple byte serial data transfer protocol
09/02/1987EP0234700A2 Control system for a computer system including virtual terminals
09/02/1987EP0234598A2 Interface circuit for subsystem controller
09/02/1987EP0234355A1 Circuit arrangement for PCM telecommunication installations, especially PCM telephone exchanges, with a plurality of synchronous clock-controlled transmitters for a common transmission channel
09/02/1987EP0234182A1 A multiprocessor data processing system
09/02/1987EP0234181A1 A data processing system
09/02/1987CN87102176A Apparatus and method for providing distributed control in main memory unit of data processing system
09/02/1987CN86108432A Communication channel for multi-processor
09/01/1987US4691328 On-line serial communication interface from a computer to a current loop
1 ... 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 ... 1581