Patents for G06F 13 - Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units (158,002) |
---|
01/12/1988 | US4719567 Method and apparatus for limiting bus utilization |
01/12/1988 | US4719565 Interrupt and trap handling in microprogram sequencer |
01/12/1988 | US4719563 Data transmission control device for controlling transfer of large amounts of data between two memory units |
01/12/1988 | US4719459 Signal distribution system switching module |
01/12/1988 | US4719458 Method of data arbitration and collision detection in a data bus |
01/12/1988 | CA1231460A1 Real time data transformation and transmission overlapping device |
01/12/1988 | CA1231459A1 Scannerless message concentrator and communications multiplexer |
01/12/1988 | CA1231458A1 System for controlling transfer of commands between processors |
01/07/1988 | EP0251461A2 Parallel free storage management method and device |
01/07/1988 | EP0251235A2 operator interface servicing module |
01/07/1988 | EP0251234A2 Multiprocessor interrupt level change synchronization apparatus |
01/07/1988 | EP0250698A2 Method for information transmission between independent subscribers of a system via a serial interface, and arrangement for carrying out this method |
01/05/1988 | US4718064 Automatic test system |
01/05/1988 | US4718061 Communications network having bit-mapped refresh cycle |
01/05/1988 | US4718038 Data security device for storing data at a peripheral part of the device during power down thus preventing improper retrieval |
01/05/1988 | US4718006 Data processor system having improved data throughput in a multiprocessor system |
01/05/1988 | CA1231185A1 Multipriority communication system |
01/05/1988 | CA1231179A1 Method and apparatus for protecting computer software utilizing an active coded hardware device |
01/05/1988 | CA1231178A1 Access-arbitration scheme |
01/05/1988 | CA1231166A1 Bus networks for digital data processing systems and modules usable therewith |
12/30/1987 | CN87103247A Interface circuitry for communicating by means of messages |
12/29/1987 | US4716583 Verbal computer terminal system |
12/29/1987 | US4716527 Bus converter |
12/29/1987 | US4716526 Multiprocessor system |
12/29/1987 | US4716525 Peripheral controller for coupling data buses having different protocol and transfer rates |
12/29/1987 | US4716523 Multiple port integrated DMA and interrupt controller and arbitrator |
12/29/1987 | US4716522 Microcomputer system with buffer in peripheral storage control |
12/23/1987 | EP0250081A2 Multiple port memory array |
12/23/1987 | EP0249720A2 Shared storage multiprocessors |
12/22/1987 | US4715030 Local area network bridge |
12/16/1987 | EP0249345A2 Data packet shortening method and device |
12/16/1987 | EP0249344A2 Delay management method and device |
12/16/1987 | EP0249116A2 Method for controlling data transfer buffer |
12/16/1987 | EP0249035A2 Adaptive session-level pacing |
12/16/1987 | EP0248992A2 Display terminal |
12/16/1987 | EP0248906A1 Multi-port memory system |
12/16/1987 | EP0248805A1 Method and means at a system for transmission of information. |
12/16/1987 | EP0120889B1 Direct memory access peripheral unit controller |
12/16/1987 | CN87103936A Control method and system for terminal state |
12/09/1987 | EP0248508A2 Computer network system |
12/09/1987 | CN87103748A Data processing system useing address mapping |
12/09/1987 | CN87102175A Apparatus and method for responding to aborted signal exchange between subsystem in data processing system |
12/08/1987 | US4712190 Self-timed random access memory chip |
12/08/1987 | US4712176 Serial channel interface with method and apparatus for handling data streaming and data interlocked modes of data transfer |
12/03/1987 | WO1987007459A1 Communication protocol for a network |
12/03/1987 | WO1987007409A1 Bus mediation system |
12/03/1987 | WO1987007408A1 Information transfer method and arrangement |
12/03/1987 | WO1987007405A1 Easily installable and easily expandable electromechanical memory assembly |
12/02/1987 | EP0247605A2 System management apparatus for a multiprocessor system |
12/02/1987 | EP0247317A2 Apparatus and method for efficiently transferring data between a high speed channel and a low speed I/O device |
12/02/1987 | EP0247030A1 Connector interface |
12/01/1987 | US4710935 Data transfer system |
12/01/1987 | US4710893 High speed instrument bus |
12/01/1987 | US4710868 Interconnect scheme for shared memory local networks |
12/01/1987 | CA1229930A1 High speed data transmission system |
11/25/1987 | EP0246887A2 Pseudo-status signal generator |
11/25/1987 | EP0246724A2 Chain configured interface bus system and a communication arrangement for use therein |
11/25/1987 | EP0246666A2 Serial data bus for different modes of operation (SCI, SPI and buffered SPI) and methods for a serial peripheral interface in a serial data bus |
11/24/1987 | US4709364 Network priority determining method |
11/24/1987 | US4709347 Method and apparatus for synchronizing the timing subsystems of the physical modules of a local area network |
11/24/1987 | US4709329 Input/output device controller for a data processing system |
11/24/1987 | US4709328 Composite data-processing system using multiple standalone processing systems |
11/19/1987 | WO1987007054A1 Universal programmable counter/timer and address register module |
11/19/1987 | EP0246168A1 Insertion device for the independent connection of auxiliary memory units to a data processing system |
11/19/1987 | EP0245591A2 Method and apparatus for transferring information into electronic systems |
11/17/1987 | US4707834 Computer-based instrument system |
11/17/1987 | US4707833 Fault-compensating digital information transfer apparatus |
11/17/1987 | US4707803 Emulator for computer system input-output adapters |
11/17/1987 | US4707782 Method for effecting one timer interrupt for multiple port communication |
11/17/1987 | US4707781 For effecting communication between sources generating READ requests |
11/17/1987 | US4707693 Through-traffic priority protocol in a communications system |
11/17/1987 | CA1229422A1 Interconnect scheme for shared memory local networks |
11/17/1987 | CA1229421A1 Shared memory multiprocessor system |
11/17/1987 | CA1229419A1 Slave-type interface circuit operating with a series bus |
11/12/1987 | DE3615345A1 Electronic control computer with special configuration |
11/11/1987 | EP0245029A2 High speed memory systems |
11/11/1987 | EP0244625A1 Data base processor and its method of operation |
11/11/1987 | EP0244544A1 Very high speed line adapter for a communication controller |
11/11/1987 | EP0244540A2 Write request buffering apparatus |
11/10/1987 | US4706247 Data transmission apparatus |
11/10/1987 | US4706221 Refreshing of dynamic RAM |
11/10/1987 | US4706214 Interface circuit for programmed controller |
11/10/1987 | US4706190 Retry mechanism for releasing control of a communications path in digital computer system |
11/10/1987 | US4706082 Serial data bus for intermodule data communications |
11/10/1987 | CA1229183A1 Input/output multiplexer-demultiplexer communications channel |
11/10/1987 | CA1229137A1 Speed independent selector switch employing m-out-of- n codes |
11/05/1987 | WO1987006740A1 Method and device for transferring signals between modules of an electronic unit |
11/05/1987 | WO1987006739A1 Data storage and transfer apparatus |
11/03/1987 | US4704606 Variable length packet switching system |
11/03/1987 | CA1228930A1 Method and apparatus for detecting synchronous or asynchronous data transmission |
10/29/1987 | DE3614208A1 Arrangement for interference-free separation between power output devices and bus system |
10/28/1987 | EP0243189A1 Data storage and transfer apparatus |
10/28/1987 | EP0242953A1 Multiplex system |
10/28/1987 | EP0242882A2 Storage control method and apparatus |
10/28/1987 | EP0242879A2 Data processor with wait control allowing high speed access |
10/28/1987 | EP0242634A2 Byte count handling in serial channel extender with buffering for data pre-fetch |
10/27/1987 | US4703473 Serial network architecture for user oriented devices |
10/27/1987 | US4703451 Data relay system |
10/27/1987 | US4703449 Interrupt driven multi-buffer DMA circuit for enabling continuous sequential data transfers |
10/27/1987 | US4703420 Data processing system |