Patents for G06F 13 - Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units (158,002) |
---|
11/17/1988 | WO1988009017A1 Method and apparatus for data transfer |
11/17/1988 | WO1988008577A3 Node for servicing interrupt request messages on a pended bus |
11/17/1988 | EP0291353A2 Microcomputers |
11/17/1988 | EP0290924A2 Method for loading data or program to a plurality of terminal stations |
11/17/1988 | EP0290730A2 Data transfer apparatus and method for use in a data processing system |
11/17/1988 | EP0290533A1 I/o system for off-loading operating system functions. |
11/17/1988 | EP0290472A1 Apparatus and method for providing a settling time cycle for a system bus in a data processing system |
11/17/1988 | EP0290468A1 Apparatus and method for increased system bus utilization in a data processing system |
11/15/1988 | US4785469 Processor to peripheral interface for asynchronous or synchronous applications |
11/15/1988 | US4785453 High level self-checking intelligent I/O controller |
11/15/1988 | US4785397 Method and apparatus for loading programs in a distributed processing system |
11/15/1988 | US4785394 Fair arbitration technique for a split transaction bus in a multiprocessor computer system |
11/15/1988 | CA1244959A1 Local area network with self assigned address method |
11/15/1988 | CA1244957A1 Distributed input/output system |
11/15/1988 | CA1244922A1 Automatic update of topology in a hybrid network |
11/09/1988 | EP0290256A2 Data transfer controlling apparatus for direct memory access |
11/09/1988 | EP0290172A2 Bidirectional fifo with variable byte boundary and data path width change |
11/09/1988 | EP0290129A2 Data link controller |
11/09/1988 | EP0289771A2 Dual microprocessor control system |
11/09/1988 | EP0289557A1 Data switching arrangement |
11/09/1988 | CN87105927A Computer controlled double-cassette tape recorder |
11/08/1988 | US4783739 Input/output command processor |
11/08/1988 | US4783737 PROM writer adapted to accept new writing algorithm |
11/08/1988 | US4783733 Fault tolerant communications controller system |
11/08/1988 | CA1244556A1 Multiple port communications adapter apparatus |
11/08/1988 | CA1244555A1 Process transparent multi storage mode data transfer and buffer control |
11/08/1988 | CA1244537A1 Switching system and method for network having a plurality of terminal control equipment units |
11/03/1988 | WO1988008606A1 Method and apparatus for data transfer |
11/03/1988 | WO1988008585A1 Data communication network |
11/03/1988 | WO1988008584A1 Method and apparatus for implementing multiple lock indicators in a multiprocessor computer system |
11/03/1988 | WO1988008583A1 High performance low pin count bus interface |
11/03/1988 | WO1988008582A1 Node for backplane bus |
11/03/1988 | WO1988008581A1 High speed low pin count bus interface |
11/03/1988 | WO1988008580A1 Backplane bus |
11/03/1988 | WO1988008579A1 Apparatus and method for a node to obtain access to a bus |
11/03/1988 | WO1988008578A1 Apparatus and method for determining access to a bus |
11/03/1988 | WO1988008577A2 Node for servicing interrupt request messages on a pended bus |
11/03/1988 | WO1988008576A2 Apparatus and method for servicing interrupts utilizing a pended bus |
11/03/1988 | WO1988008575A1 Interrupting node for providing interrupt requests to a pended bus |
11/03/1988 | WO1988008574A1 Method and apparatus for data transfer |
11/03/1988 | WO1988008573A1 Radiation-coupled daisy chain |
11/03/1988 | WO1988008572A1 Commander node method and apparatus for assuring adequate access to system ressources in a multiprocessor computer system |
11/03/1988 | WO1988008571A1 Method and apparatus for initiating transactions on a multiprocessor computer system employing multiple lock indications |
11/03/1988 | WO1988008569A1 Method and apparatus for managing multiple lock indicators in a multiprocessor computer system |
11/03/1988 | DE3811980A1 Data transmission gateway for a control unit exhibiting a processor |
11/02/1988 | EP0289248A2 Programmable protocol engine |
11/02/1988 | EP0289157A2 Electrical keying for replaceable modules |
11/02/1988 | EP0288740A1 Circuitry for accelerating the voltage level change of a bus line in an integrated circuit |
11/02/1988 | EP0288713A2 Concurrent multi-protocol I/O controller |
11/02/1988 | EP0288650A1 Protocol and apparatus for a control link between a control unit and several devices |
11/02/1988 | EP0288649A1 Memory control subsystem |
11/02/1988 | EP0288636A2 Network communications adapter |
11/02/1988 | EP0288607A1 Computer system having a multi-channel direct memory access arbitration |
11/02/1988 | EP0288479A1 Apparatus and method for providing distributed control in a main memory unit of a data processing system. |
11/02/1988 | CN88102351A Dual microprocessor control system |
11/01/1988 | US4782481 Apparatus and method for transferring information |
11/01/1988 | US4782439 Direct memory access system for microcontroller |
11/01/1988 | US4782245 Connecting and switching apparatus with selectable connections |
11/01/1988 | CA1244155A1 Distributed bus control communication protocol |
11/01/1988 | CA1244142A1 Distributed data management mechanism |
11/01/1988 | CA1244141A1 Bus to bus translation |
11/01/1988 | CA1244132A1 Data control system for digital automatic flight control system channel with plural dissimilar data processing |
11/01/1988 | CA1244109A1 Arbitration circuit |
10/27/1988 | DE3812607A1 Verfahren und schaltungsanordnung zur bestimmung der resourcenkonfiguration von in einem schlitz eines computers aufgenommenen schaltungen Circuits recorded method and circuit arrangement for the determination of the resource configuration of a slot of a computer |
10/26/1988 | EP0288191A2 Method and apparatus for data transfer handshake pipelining |
10/26/1988 | EP0287678A1 Data transfer system having transfer discrimination circuit. |
10/25/1988 | US4780822 Semaphore circuit for shared memory cells |
10/25/1988 | US4780821 Method for multiple programs management within a network having a server computer and a plurality of remote computers |
10/25/1988 | US4780815 Memory control method and apparatus |
10/25/1988 | US4780814 Global serial channel for microcontroller |
10/25/1988 | US4780813 Data transport control apparatus |
10/25/1988 | US4780812 Common memory system for a plurality of computers |
10/25/1988 | CA1243740A1 Communications system employing control line minimization |
10/20/1988 | WO1988008233A1 Data transmission method |
10/20/1988 | WO1988008167A1 Parallel networking architecture |
10/20/1988 | DE3711422A1 Desk or pocket computer with plug-in unit |
10/19/1988 | EP0287301A2 Input/output system for multiprocessors |
10/19/1988 | EP0287295A2 Multiple I/O bus virtual broadcast of programmed I/O instructions |
10/19/1988 | EP0287119A2 Serial data processor capable of transferring data at a high speed |
10/19/1988 | EP0286907A2 Pulse code modulation decommutator interfacing system |
10/19/1988 | EP0162050B1 Improved access-arbitration scheme |
10/19/1988 | CN88100756A Mode conversion of computer commands |
10/18/1988 | US4779196 Interface device for controlling command and data transfer between a host computer and a disk controller |
10/18/1988 | US4779195 Interrupt system using masking register in processor for selectively establishing device eligibility to interrupt a particular processor |
10/18/1988 | US4779190 Communication bus interface |
10/18/1988 | US4779093 Bus interface with programmable window for data transfer |
10/18/1988 | US4779089 In a computer system |
10/18/1988 | CA1243387A1 Data switching system |
10/12/1988 | EP0286235A2 Automatic determination of the number of processor modules for multiprocessor systems |
10/12/1988 | EP0285634A1 Method to execute two instruction sequences in an order determined in advance. |
10/11/1988 | US4777621 Video game and personal computer |
10/11/1988 | US4777615 Backplane structure for a computer superpositioning scalar and vector operations |
10/11/1988 | US4777607 Interface device for control and monitoring of distribution panelboards |
10/11/1988 | US4777591 Microprocessor with integrated CPU, RAM, timer, and bus arbiter for data communications systems |
10/11/1988 | CA1243127A1 Front loading apparatus for a memory cartridge |
10/11/1988 | CA1243125A1 Multiple port integrated dma and interrupt controller and arbitrator |
10/11/1988 | CA1243099A1 Data transmission arrangement including a reconfiguration facility |
10/11/1988 | CA1243095A1 On-line serial communication interface from a current loop to a computer and/or terminal |
10/06/1988 | WO1988007723A1 Terminal device session management protocol |
10/06/1988 | DE3809234A1 16-bit-mikroprozessorsystem 16-bit microprocessor system |