| Patents for H03K 19 - Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits (41,996) |
|---|
| 06/13/1995 | US5424660 DECL logic gates which operate with a 3.3 volt supply or less |
| 06/13/1995 | US5424659 Mixed voltage output buffer circuit |
| 06/13/1995 | US5424658 Bipolar ECL to inverted CMOS level translator |
| 06/13/1995 | US5424656 Continuous superconductor to semiconductor converter circuit |
| 06/13/1995 | US5424655 Programmable application specific integrated circuit employing antifuses and methods therefor |
| 06/13/1995 | US5424654 Programmable macrocell circuit |
| 06/13/1995 | US5424653 Gradual on output buffer circuit including a reverse turn-off apparatus |
| 06/08/1995 | WO1995015616A1 Signalling system |
| 06/08/1995 | DE4442832A1 Voltage increase circuit for data output buffer of semiconductor memory |
| 06/07/1995 | EP0656690A2 Transistor circuit |
| 06/07/1995 | EP0656689A2 Transistor circuit apparatus |
| 06/06/1995 | US5422848 ECL-to-CMOS buffer having a single-sided delay |
| 06/06/1995 | US5422823 Programmable gate array device having cascaded means for function definition |
| 06/06/1995 | US5422592 Input circuit of semiconductor integrated circuit device |
| 06/06/1995 | US5422591 Output driver circuit with body bias control for multiple power supply operation |
| 06/06/1995 | US5422582 Diode coupled CMOS logic design for quasi-static resistive dissipation with multi-output capability |
| 06/06/1995 | US5422523 Apparatus for translating logic signal levels from 3.3 volts to 5 volts |
| 06/06/1995 | US5422507 Electrical isolation in integrated circuits |
| 06/06/1995 | US5422496 Interband single-electron tunnel transistor and integrated circuit |
| 06/01/1995 | DE4419892C1 Level conversion circuit used between CMOS and ECL circuit structures |
| 05/31/1995 | EP0655839A2 Electronic system, semiconductor integrated circuit and termination device |
| 05/31/1995 | EP0655838A2 Method for operating a digital logic semiconductor device |
| 05/31/1995 | EP0655177A1 Bicmos ecl-to-cmos level translator and buffer |
| 05/30/1995 | US5420818 Static read only memory (ROM) |
| 05/30/1995 | US5420527 Temperature and supply insensitive TTL or CMOS to 0/-5 V translator |
| 05/30/1995 | US5420526 Circuit for pulling an integrated circuit input to a determined state |
| 05/30/1995 | US5420525 Low switching noise output buffer |
| 05/30/1995 | US5420524 Differential gain stage for use in a standard bipolar ECL process |
| 05/24/1995 | EP0654906A2 Semiconductor device comprising a grounding pad near a reference signal pad and a capacitor between the pads |
| 05/24/1995 | EP0654905A1 Fet-based optical receiver |
| 05/24/1995 | EP0654190A1 Programmable logic device having security elements located amongst configuration bit locations to prevent unauthorized reading |
| 05/24/1995 | EP0654189A1 Large-scale integrated circuits |
| 05/23/1995 | US5418820 Automatic polarity detection and correction method and apparatus employing linkpulses |
| 05/23/1995 | US5418480 Logic cell using only two N type transistors for generating each logic function |
| 05/23/1995 | US5418477 Data output buffer pull-down circuit for TTL interface |
| 05/23/1995 | US5418476 Low voltage output buffer with improved speed |
| 05/23/1995 | US5418475 Input/output circuit having the input buffer circuit being connected in parallel with two transistors with the same polarity |
| 05/23/1995 | US5418474 Circuit for reducing transient simultaneous conduction |
| 05/23/1995 | US5418473 Single event upset immune logic family |
| 05/23/1995 | US5418472 For activating a logic device |
| 05/23/1995 | US5418385 Semiconductor devices using potential wells or resistive elements as delay elements and apparatus for forming such devices |
| 05/18/1995 | WO1995013657A1 Bi-mode circuit for driving an output load |
| 05/17/1995 | EP0653844A2 CMOS circuit for implementing boolean functions |
| 05/17/1995 | EP0653843A2 Adaptive threshold voltage CMOS circuits |
| 05/17/1995 | EP0653842A2 Polarity option control logic |
| 05/17/1995 | EP0653702A1 Carry chain adder using regenerative push-pull differential logic |
| 05/17/1995 | EP0653123A1 Logic cell for field programmable gate array having optional input inverters |
| 05/17/1995 | EP0610426A4 Sampling buffer for field programmable interconnect device. |
| 05/16/1995 | US5416368 Level conversion output circuit with reduced power consumption |
| 05/16/1995 | US5416367 Programmable application specific integrated circuit and logic cell therefor |
| 05/16/1995 | US5416366 Semiconductor integrated circuit device |
| 05/10/1995 | EP0652641A1 Slew rate control circuit |
| 05/10/1995 | EP0652635A1 A differential gain stage for use in standard bipolar ECL processes |
| 05/10/1995 | EP0652593A2 Semiconductor integrated circuit device and production method thereof |
| 05/10/1995 | EP0651886A1 Structure and method for testing wiring segments in an integrated circuit device |
| 05/09/1995 | US5414745 Synchronized clocking disable and enable circuit |
| 05/09/1995 | US5414638 Programmable interconnect architecture |
| 05/09/1995 | US5414380 Integrated circuit with an active-level configurable and method therefor |
| 05/09/1995 | US5414379 Output buffer circuit for integrated circuit |
| 05/09/1995 | US5414377 Logic block with look-up table for configuration and memory |
| 05/09/1995 | US5414376 Programmable logic device macrocell having exclusive lines for feedback and external input, and a node which is selectively shared for registered output and external input |
| 05/09/1995 | US5414375 CMOS output circuit with open drain transistor |
| 05/09/1995 | US5414314 High swing interface stage |
| 05/09/1995 | US5414312 Advanced signal driving buffer with directional input transition detection |
| 05/09/1995 | US5414305 Output circuit having capability of keeping logic state of signal sent between logic circuits |
| 05/09/1995 | CA2056221C Programmable integrated circuit using control data for selecting either serial or parallel data |
| 05/04/1995 | DE4437711A1 Integrated semiconductor circuit |
| 05/03/1995 | EP0651535A2 Multi-port repeater |
| 05/03/1995 | EP0651514A2 Programmable dedicated FPGA functional blocks for multiple wide-input functions |
| 05/03/1995 | EP0651513A1 Integrated circuit with bidirectional pin |
| 05/03/1995 | EP0651512A2 Inverter stage |
| 05/03/1995 | EP0651511A2 Semiconductor device having CMOS circuit and bipolar circuit mixed |
| 05/03/1995 | EP0651510A1 Input/output stage adapted to operate with low and high voltages |
| 05/03/1995 | EP0651503A1 Input/output interface circuit for digital and/or analog signals |
| 05/03/1995 | EP0651343A1 Method of using electronically reconfigurable gate array logic and apparatus formed thereby |
| 05/03/1995 | EP0650631A1 Non-disruptive, randomly addressable memory system |
| 05/03/1995 | EP0650615A1 A fault-tolerant computer system |
| 05/02/1995 | US5412334 Semiconductor integrated circuit device having dynamic circuits with floating gates |
| 05/02/1995 | US5412333 Semiconductor device having bonding optional circuit |
| 05/02/1995 | US5412315 Semiconductor integrated circuit adapted for a current-leak test |
| 05/02/1995 | US5412264 Signal input/output circuit for semiconductor integrated circuit |
| 05/02/1995 | US5412262 Semiconductor integrated circuit device having plurality of supply potential lines connected thereto, and system employing the same |
| 05/02/1995 | US5412260 Multiplexed control pins for in-system programming and boundary scan state machines in a high density programmable logic device |
| 05/02/1995 | US5412259 Input buffer with level detector circuit |
| 05/02/1995 | US5412257 High efficiency N-channel charge pump having a primary pump and a non-cascaded secondary pump |
| 04/27/1995 | DE3546847C2 LSI memory circuit |
| 04/26/1995 | EP0650257A2 Initialization circuit |
| 04/26/1995 | EP0650194A1 High density dynamic bus |
| 04/25/1995 | USRE34916 Method and circuitry for testing a programmable logic device |
| 04/25/1995 | US5410268 Latching zero-power sense amplifier with cascode |
| 04/25/1995 | US5410267 3.3 V to 5 V supply interface buffer |
| 04/25/1995 | US5410266 Circuit for conversion of shifted differential ECL voltage levels to CMOS voltage levels with process compensation |
| 04/25/1995 | US5410262 Data output buffer of a semiconductor integrated circuit |
| 04/25/1995 | US5410194 Asynchronous or synchronous load multifunction flip-flop |
| 04/25/1995 | US5410189 Input buffer having an accelerated signal transition |
| 04/25/1995 | CA2024638C Cmos driver circuit |
| 04/20/1995 | WO1995010854A1 Method for combining a plurality of independently operating circuits within a single package |
| 04/19/1995 | EP0648390A1 A control circuit system for control of parameters in logic circuits or similar |
| 04/19/1995 | EP0597985A4 Vehicle light, windshield wiper control system. |
| 04/19/1995 | CN1101748A Level shifter and data output buffer adopting the same |