| Patents for H01L 29 - Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having at least one potential-jump barrier or surface barrier; Capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. pn-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof (218,143) |
|---|
| 07/13/2006 | WO2005122269A3 Functional device with a detachable component |
| 07/13/2006 | WO2005076976A3 [110] oriented group iv-vi semiconductor structure, and method for making and using the same |
| 07/13/2006 | WO2005072089A3 Controlled nanowire in permanent integrated nano-templates and method of fabricating sensor and transducer structures |
| 07/13/2006 | WO2005060676B1 A method for manufacturing a superjunction device with wide mesas |
| 07/13/2006 | US20060156082 Signal dividing circuit and semiconductor device |
| 07/13/2006 | US20060155413 Semiconductor fabricating apparatus |
| 07/13/2006 | US20060154459 Manufacturing method which prevents abnormal gate oxidation |
| 07/13/2006 | US20060154456 Crystallized semicoductor thin film manufacturing method and its manufacturing apparatus |
| 07/13/2006 | US20060154455 Gallium nitride-based devices and manufacturing process |
| 07/13/2006 | US20060154448 Soi component comprising margins for separation |
| 07/13/2006 | US20060154432 Variable resistance functional body and its manufacturing method |
| 07/13/2006 | US20060154431 Method of fabricating a silicon-on-insulator device with a channel stop |
| 07/13/2006 | US20060154428 Increasing doping of well compensating dopant region according to increasing gate length |
| 07/13/2006 | US20060154419 Flash memory and method of fabricating the same |
| 07/13/2006 | US20060154411 CMOS transistors and methods of forming same |
| 07/13/2006 | US20060154405 Methods of fabrication for flip-chip image sensor packages |
| 07/13/2006 | US20060154103 Electrically conductive body including an adhesion promoter layer, and process for depositing an adhesion promoter layer |
| 07/13/2006 | US20060152978 Multi-state NROM device |
| 07/13/2006 | US20060152975 Multiple use memory chip |
| 07/13/2006 | US20060152968 Spin based device with low transmission barrier |
| 07/13/2006 | US20060152860 Three terminal magnetic sensor having an in-stack longitudinal biasing layer structure in the collector or emitter region |
| 07/13/2006 | US20060152859 Three terminal magnetic sensor having an in-stack longitudinal biasing layer structure |
| 07/13/2006 | US20060152858 Three terminal magnetic sensor having an in-stack longitudinal biasing layer structure and a self-pinned layer structure |
| 07/13/2006 | US20060152857 Three terminal magnetic sensor having an in-stack longitudinal biasing layer structure in the collector region and a pinned layer structure in the emitter region |
| 07/13/2006 | US20060152655 Thin film transistor array panel |
| 07/13/2006 | US20060152086 Method of manufacturing a semiconductor device and semiconductor device obatined with such a method |
| 07/13/2006 | US20060151881 Semiconductor device and method of manufacture thereof |
| 07/13/2006 | US20060151868 Package for gallium nitride semiconductor devices |
| 07/13/2006 | US20060151855 Semiconductor device and method of manufacturing the same |
| 07/13/2006 | US20060151854 Polishing composition and rinsing composition |
| 07/13/2006 | US20060151853 Variable capacitor, circuit module, and communications apparatus |
| 07/13/2006 | US20060151852 In-situ formation of metal insulator metal capacitors cross reference to related applications |
| 07/13/2006 | US20060151850 Method of Forming A Power Amplifier |
| 07/13/2006 | US20060151849 Phase change memory that switches between crystalline phases |
| 07/13/2006 | US20060151848 Photogate with improved short wavelength response for a CMOS imager |
| 07/13/2006 | US20060151846 Method of forming HfSiN metal for n-FET applications |
| 07/13/2006 | US20060151845 Method to control interfacial properties for capacitors using a metal flash layer |
| 07/13/2006 | US20060151844 Self-aligned process for nanotube/nanowire FETs |
| 07/13/2006 | US20060151843 Hot carrier degradation reduction using ion implantation of silicon nitride layer |
| 07/13/2006 | US20060151842 Apparatus and method for reducing gate leakage in deep sub-micron MOS transistors using semi-rectifying contacts |
| 07/13/2006 | US20060151841 Pillar nonvolatile memory layout methodology |
| 07/13/2006 | US20060151840 Semiconductor device and a method of manufacturing thereof |
| 07/13/2006 | US20060151839 Gate structure of semiconductor device and method for forming the same |
| 07/13/2006 | US20060151838 Enhanced pfet using shear stress |
| 07/13/2006 | US20060151837 In situ doped embedded sige extension and source/drain for enhanced pfet performance |
| 07/13/2006 | US20060151835 Semiconductor device and method of fabricating same |
| 07/13/2006 | US20060151834 High mobility plane finfet with equal drive strength |
| 07/13/2006 | US20060151833 Transistor structure having stressed regions of opposite types underlying channel and source/drain regions |
| 07/13/2006 | US20060151832 Semiconductor transistor having a stressed channel |
| 07/13/2006 | US20060151831 Semiconductor device and method of fabricating the same |
| 07/13/2006 | US20060151830 Electrical devices with multi-walled recesses |
| 07/13/2006 | US20060151829 Semiconductor device and a method for manufacturing therefor |
| 07/13/2006 | US20060151827 Semiconductor device and a method of manufacturing the same |
| 07/13/2006 | US20060151826 Semiconductor device having a barrier layer and method of manufacturing the same |
| 07/13/2006 | US20060151825 Gate structure in flash memory cell and method of forming the same, and method of forming dielectric film |
| 07/13/2006 | US20060151824 Flash memory devices having self aligned shallow trench isolation structures |
| 07/13/2006 | US20060151823 High dielectric constant materials |
| 07/13/2006 | US20060151822 DRAM with high K dielectric storage capacitor and method of making the same |
| 07/13/2006 | US20060151821 Memory device having trapezoidal bitlines and method of fabricating same |
| 07/13/2006 | US20060151820 Large-area nanoenabled macroelectronic substrates and uses therefor |
| 07/13/2006 | US20060151819 Self-aligned V0-contact for cell size reduction |
| 07/13/2006 | US20060151816 Semiconductor device |
| 07/13/2006 | US20060151815 Weighted gradient method and system for diagnosing disease |
| 07/13/2006 | US20060151812 Solid-state imaging device and method of manufacturing the same |
| 07/13/2006 | US20060151811 Floating gate memory device and method of manufacturing the same |
| 07/13/2006 | US20060151806 Semiconductor device and power converter, driving inverter, general-purpose inverter and high-power high-frequency communication device using same |
| 07/13/2006 | US20060151805 Power semiconductor device |
| 07/13/2006 | US20060151804 Versatile system for cross-lateral junction field effect transisor |
| 07/13/2006 | US20060151799 Surface mount led |
| 07/13/2006 | US20060151792 Electro-optical device and driving method for the same |
| 07/13/2006 | US20060151791 Semiconductor device and method of fabricating the same |
| 07/13/2006 | US20060151790 Thin film transistor |
| 07/13/2006 | US20060151789 Light Emitting Device and Method of Manufacturing the Same |
| 07/13/2006 | US20060151788 Tft substrate for liquid crystal display apparatus and method of manufacturing the same |
| 07/13/2006 | US20060151787 LOW CONCENTRATION SiGe BUFFER DURING STRAINED Si GROWTH OF SSGOI MATERIAL FOR DOPANT DIFFUSION CONTROL AND DEFECT REDUCTION |
| 07/13/2006 | US20060151786 Ion doping system, ion doping method and semiconductor device |
| 07/13/2006 | US20060151782 Polymers for use in optical devices |
| 07/13/2006 | US20060151781 Organic thin film transistor including fluorine-based polymer thin film and method of fabricating the same |
| 07/13/2006 | US20060151780 Hybrid silicon-molecular memory cell with high storage density |
| 07/13/2006 | US20060151778 Organic-inorganic hybrid transistors |
| 07/13/2006 | US20060151777 Multi-layer thin film in a ballistic electron emitter |
| 07/13/2006 | US20060151776 Semiconductor integrated circuit and fabrication process thereof |
| 07/13/2006 | US20060151774 Field emitter array and method for manufacturing the same |
| 07/13/2006 | US20060151773 Solid-state imager and method for manufacturing same |
| 07/13/2006 | US20060151771 Phase-change-type semiconductor memory device |
| 07/13/2006 | US20060151203 Encapsulated electronic component and production method |
| 07/13/2006 | DE19929618B4 Verfahren zur Herstellung einer nichtflüchtigen Halbleiter-Speicherzelle mit separatem Tunnelfenster A method of manufacturing a nonvolatile semiconductor memory cell with a separate tunnel window |
| 07/13/2006 | DE112004001846T5 LDMOS-Transistor LDMOS transistor |
| 07/13/2006 | DE102005060239A1 Dünnfilmtransistor für ein Bildgebungssystem Thin film transistor for an imaging system |
| 07/13/2006 | DE102005059455A1 Semiconductor appliance with active layer formed by biased silicon layer, in which is formed insulating layer under source/drain zones for improvement of operational characteristics of semiconductor appliance |
| 07/13/2006 | DE102005050328A1 Schottky-Diode Schottky diode |
| 07/13/2006 | DE102005026565A1 Mulden-Gate und Verfahren zur Herstellung eines Halbleiterbauelements mit demselben Wells gate and method of manufacturing a semiconductor device using the same |
| 07/13/2006 | DE102005025933B3 Doping mixture for preparing and doping semiconductor surfaces, comprises a p- or n-dopant, for doping the semiconductor surfaces, water and mixture of two or more surfactants, where one of the surfactant is a non-ionic surfactant |
| 07/13/2006 | DE102005000801A1 Vorrichtung, Anordnung und System zum ESD-Schutz Device configuration and system for ESD protection |
| 07/13/2006 | DE102004063277A1 Semiconductor element has an integrated capacitor structure and includes a metal alloy thermal fuse element in the gate region |
| 07/13/2006 | DE102004063039A1 Anordnung eines elektrischen Bauelements und einer Zwei-Phasen-Kühlvorrichtung Arrangement of an electrical component and a two-phase cooling device |
| 07/13/2006 | DE102004055879A1 Halbleiterbauteil mit isolierter Steuerelektrode A semiconductor device comprising insulated gate |
| 07/13/2006 | DE102004055183B3 Integrierte Schaltung und Verfahren zur Herstellung einer integrierten Schaltung auf einem Halbleiterplättchen Integrated circuit and method of fabricating an integrated circuit on a semiconductor chip |
| 07/13/2006 | DE102004023405B4 Dicing ultra-thin wafer in to multiple integrated circuits, by fixing carrier wafer to front of product wafer, forming separating trenches between integrated circuits |
| 07/13/2006 | DE10129958B4 Speicherzellenanordnung und Herstellungsverfahren Memory cell array and manufacturing method |