| Patents for G11C 11 - Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor (76,008) |
|---|
| 09/02/2004 | DE10235462B4 Halbleiterspeichervorrichtung mit Immunität gegen Soft-Error A semiconductor memory device with immunity against soft error |
| 09/02/2004 | DE102004005275A1 Adressenpuffer für einen Halbleiterbaustein Address buffer for a semiconductor device |
| 09/01/2004 | EP1453095A1 Memory device |
| 09/01/2004 | EP1453057A1 Voltage regulation system for a multibit programming of a reduced integration area non volatile memory |
| 09/01/2004 | EP1451673A2 Non-volatile memory control |
| 09/01/2004 | EP1371100A4 A transpinnor-based switch and applications |
| 09/01/2004 | CN1526139A Dram及访问方法 Dram and access methods |
| 09/01/2004 | CN1526138A Magnetic memory configuration |
| 09/01/2004 | CN1525569A Semiconductor memory device having dual word line configuration |
| 09/01/2004 | CN1525560A 半导体器件 Semiconductor devices |
| 09/01/2004 | CN1525549A Fabrication process and using method for three dimensional structure memory |
| 09/01/2004 | CN1525488A Semiconductor storage device preventing data change due to accumulative disturbance |
| 09/01/2004 | CN1525487A Semiconductor integrated circuit and ic card |
| 09/01/2004 | CN1525486A Thin film magnetic memory device suppressing influence of magnetic field noise from power supply wiring |
| 09/01/2004 | CN1525485A Three dimensional structure memory |
| 09/01/2004 | CN1525347A Signal transmitting device suited to fast signal transmission |
| 09/01/2004 | CN1165083C Write amplifier/read amplifier having vertical transistor used for DRAM memory |
| 08/31/2004 | US6785858 Semiconductor device capable of adjusting timing of input waveform by tester with high accuracy |
| 08/31/2004 | US6785837 Fault tolerant memory system utilizing memory arrays with hard error detection |
| 08/31/2004 | US6785833 Data processing system and image processing system |
| 08/31/2004 | US6785629 Accuracy determination in bit line voltage measurements |
| 08/31/2004 | US6785190 Method for opening pages of memory with a single command |
| 08/31/2004 | US6785187 Semiconductor device having integrated memory and logic |
| 08/31/2004 | US6785185 Semiconductor memory device, information apparatus, and method for determining access period for semiconductor memory device |
| 08/31/2004 | US6785181 Semiconductor memory device and electronic instrument |
| 08/31/2004 | US6785178 Information storage apparatus, information storage method, recording medium and program |
| 08/31/2004 | US6785173 Semiconductor memory device capable of performing high-frequency wafer test operation |
| 08/31/2004 | US6785167 ROM embedded DRAM with programming |
| 08/31/2004 | US6785160 Method of providing stability of a magnetic memory cell |
| 08/31/2004 | US6785159 Combination etch stop and in situ resistor in a magnetoresistive memory and methods for fabricating same |
| 08/31/2004 | US6785158 Device that makes it possible to selectively use nonvolatile memory as RAM or ROM |
| 08/31/2004 | US6785157 Semiconductor memory device having a memory cell structure of reduced occupying area |
| 08/31/2004 | US6785156 Method and apparatus for sensing resistance values of memory cells |
| 08/31/2004 | US6785155 Ferroelectric memory and operating method therefor |
| 08/31/2004 | US6785154 MRAM and access method thereof |
| 08/31/2004 | US6784704 Semiconductor integrated circuit having circuit for changing timing of inactivating power-on resetting circuit |
| 08/31/2004 | US6784475 Thermally stable ferroelectric memory |
| 08/31/2004 | US6784468 Ferroelectric memory |
| 08/31/2004 | US6784453 Semiconductor device and method for producing the same |
| 08/31/2004 | US6784048 Method of fabricating a DRAM cell having a thin dielectric access transistor and a thick dielectric storage |
| 08/31/2004 | US6784028 Methods of making electromechanical three-trace junction devices |
| 08/31/2004 | US6783995 Protective layers for MRAM devices |
| 08/31/2004 | US6783994 Method of fabricating a self-aligned magnetic tunneling junction and via contact |
| 08/31/2004 | US6783217 Micro-electromechanical valve assembly |
| 08/26/2004 | WO2004073035A2 Magnetic memory elements using 360 degree domain walls |
| 08/26/2004 | WO2004073022A2 Dram output circuitry supporting sequential data capture to reduce core access times |
| 08/26/2004 | WO2004072981A1 System and method for programming cells in non-volatile integrated memory devices |
| 08/26/2004 | WO2004072979A2 Mram cells having magnetic write lines with a stable magnetic state at the end regions |
| 08/26/2004 | WO2004072965A1 Recording medium having data structure for managing reproduction duration of still pictures recorded thereon and recording and reproducing methods and apparatuses |
| 08/26/2004 | WO2004072963A1 Write-once optical disc, and method and apparatus for allocating spare area on write-once optical disc |
| 08/26/2004 | WO2004061858A8 A refresh port for a dynamic memory |
| 08/26/2004 | WO2004061856A3 Spin detection magnetic memory |
| 08/26/2004 | WO2004061855A3 All-metal three-dimensional circuits and memories |
| 08/26/2004 | WO2004057620A3 Method and system for performing memory operations of a memory device |
| 08/26/2004 | WO2004051664A3 Full rail drive enhancement to differential seu hardening circuit while loading data |
| 08/26/2004 | WO2004017328A8 Method for reading a structural phase-change memory |
| 08/26/2004 | US20040168071 Apparatus for validating the presence of an authorized accessory |
| 08/26/2004 | US20040168020 Memory device interface |
| 08/26/2004 | US20040168016 Synchronous flash memory with concurrent write and read operation |
| 08/26/2004 | US20040166640 Method for preparing a ring-formed body, and magnetic memory device and method for manufacturing the same |
| 08/26/2004 | US20040166630 Stitch and select implementation in twin MONOS array |
| 08/26/2004 | US20040166629 Ferroelectric memory integrated circuit with improved reliability |
| 08/26/2004 | US20040166618 Low remanence flux concentrator for MRAM devices |
| 08/26/2004 | US20040165472 Pseudo-static synchronous semiconductor memory device |
| 08/26/2004 | US20040165471 Semiconductor device |
| 08/26/2004 | US20040165466 System and method for quick self-refresh exit with transitional refresh |
| 08/26/2004 | US20040165465 Semiconductor memory device capable of executing refresh operation according to refresh space |
| 08/26/2004 | US20040165463 Sense amplifying circuit and bit comparator with the sense amplifying circuit |
| 08/26/2004 | US20040165461 Stacked columnar 1T-nMTJ MRAM structure and its method of formation and operation |
| 08/26/2004 | US20040165460 Semiconductor memory device |
| 08/26/2004 | US20040165457 Integrated circuit having a non-volatile memory cell transistor as a fuse device |
| 08/26/2004 | US20040165453 MRAM having SAL layer |
| 08/26/2004 | US20040165452 Semiconductor memory device including RAS guarantee circuit |
| 08/26/2004 | US20040165449 Method and circuit for generating constant slew rate output signal |
| 08/26/2004 | US20040165448 Semiconductor memory device |
| 08/26/2004 | US20040165442 NAND-type flash memory device having array of status cells for storing block erase/program information |
| 08/26/2004 | US20040165431 Novel multi-state memory |
| 08/26/2004 | US20040165430 Semiconductor device and method for driving the same |
| 08/26/2004 | US20040165429 Nonvolatile semiconductor memory device |
| 08/26/2004 | US20040165428 Magnetic switching device and magnetic memory using the same |
| 08/26/2004 | US20040165427 Magnetic memories having magnetic tunnel junctions in recessed bit lines and/or digit lines and methods of fabricating the same |
| 08/26/2004 | US20040165426 Magnetic memory array, method for recording in a magnetic memory array and method for reading out from a magnetic memory array |
| 08/26/2004 | US20040165425 Magnetic cell and magnetic memory |
| 08/26/2004 | US20040165424 MRAM array with segmented word and bit lines |
| 08/26/2004 | US20040165423 Digital magnetic storage cell device |
| 08/26/2004 | US20040165421 Stacked columnar 1T-nMTJ MRAM structure and its method of formation and operation |
| 08/26/2004 | US20040165420 Method and system for performing readout utilizing a self reference scheme |
| 08/26/2004 | US20040165419 Magnetic memory device with reference cell for data reading |
| 08/26/2004 | US20040165418 Memory cells enhanced for resistance to single event upset |
| 08/26/2004 | US20040165417 Memory cell enhanced for resistance to single event upset |
| 08/26/2004 | US20040165416 Integrated circuit devices having multiple precharge circuits and methods of operating the same |
| 08/26/2004 | US20040165414 Semiconductor memory device |
| 08/26/2004 | US20040165413 Memory device |
| 08/26/2004 | US20040165412 Ferroelectric write once read only memory for archival storage |
| 08/26/2004 | US20040165034 Printing mechanism for a wide format pagewidth inkjet printer |
| 08/26/2004 | US20040164840 Extraordinary hall effect sensors and arrays |
| 08/26/2004 | US20040164778 Non-volatile latch circuit and a driving method thereof |
| 08/26/2004 | US20040164771 Differential capacitance sense amplifier |
| 08/26/2004 | US20040164764 Integrated digital circuit |
| 08/26/2004 | US20040164425 one package includes a plurality of chips, each of which is capable of functioning as one memory chip; dicing line interposed between basic chips that configures a part of the memory chip; bump connecting the logic chip and the memory chip |