| Patents for G06F 13 - Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units (158,002) |
|---|
| 06/18/1986 | EP0184774A2 Memory arrangement and a switching stage comprising a memory arrangement for the establishment of dynamic connecting routes |
| 06/18/1986 | EP0184706A2 Interface arrangement |
| 06/18/1986 | EP0184657A2 Multicomputer digital processing system |
| 06/17/1986 | US4596012 Master controller succession system for bus control access for data-communications local area networks |
| 06/17/1986 | US4595951 Teletext decoder using a common memory |
| 06/17/1986 | US4595923 Improved terminator for high speed data bus |
| 06/17/1986 | US4595921 Method of polling to ascertain service needs |
| 06/17/1986 | CA1206269A1 Communication bus interface unit |
| 06/11/1986 | EP0184494A1 System for the simultaneous transmission of data blocks or vectors between a memory and one or a plurality of data processing units |
| 06/11/1986 | EP0184320A1 Improved performance memory bus architecture |
| 06/10/1986 | US4594705 Bus-configured local area network with data exchange capability |
| 06/10/1986 | US4594657 Semaphore for memory shared by two asynchronous microcomputers |
| 06/10/1986 | US4594656 Distributed digital data processing system |
| 06/10/1986 | US4594654 Circuit for controlling external bipolar buffers from an MOS peripheral device |
| 06/10/1986 | US4594590 Demand driven access mechanism |
| 06/05/1986 | WO1986003313A1 Flow control between a data terminal and a host computer system |
| 06/05/1986 | WO1986003090A2 Multiphase packet switching system |
| 06/04/1986 | EP0183486A2 Microprocessor interface device for use in a telecommunications system |
| 06/04/1986 | EP0183431A2 System control network for multiple processor modules |
| 06/04/1986 | EP0183273A2 Serial interface system flexibly applicable to a one-to-plurality connection |
| 06/04/1986 | EP0183196A2 Bus system |
| 06/04/1986 | EP0182799A1 Memory interface for electronic demand register of an electric meter |
| 06/03/1986 | US4593380 Dual function input/output for a programmable controller |
| 06/03/1986 | US4593352 Method and device for exchanging information between terminals and a central control unit |
| 06/03/1986 | US4593350 Distributed processor with periodic data transfer from each memory to like addresses of all other memories |
| 06/03/1986 | US4593283 Data communication system with timed access to link |
| 06/03/1986 | CA1205567A1 Distributed priority network logic for allowing a low priority unit to reside in a high priority position |
| 06/03/1986 | CA1205529A1 Arbiter circuit and method |
| 05/28/1986 | EP0182097A2 Serially attached video adapter |
| 05/28/1986 | EP0182044A2 Initialization apparatus for a data processing system with a plurality of input/output and storage controller connected to a common bus. |
| 05/27/1986 | US4592072 Decoder for self-clocking serial data communications |
| 05/27/1986 | US4592012 Method of interfacing peripheral devices with a central processor |
| 05/27/1986 | US4591977 Plurality of processors where access to the common memory requires only a single clock interval |
| 05/27/1986 | US4591975 Data processing system having dual processors |
| 05/27/1986 | US4591973 Input/output system and method for digital computers |
| 05/27/1986 | US4591971 Method and apparatus for parallel processing of digital signals using multiple independent signal processors |
| 05/27/1986 | CA1205207A1 Bidirectional data byte aligner |
| 05/27/1986 | CA1205206A1 Keyboard interface system |
| 05/27/1986 | CA1205204A1 Device having computer controlled personality with cloning ability |
| 05/27/1986 | CA1205203A1 Memory access selection circuit |
| 05/27/1986 | CA1205202A1 Memory access control circuit |
| 05/22/1986 | WO1986003083A1 Variable length packet switching system |
| 05/21/1986 | EP0181503A2 Log on and log off instruction system |
| 05/20/1986 | US4590586 Forced clear of a memory time-out to a maintenance exerciser |
| 05/20/1986 | US4590556 Co-processor combination |
| 05/20/1986 | US4590551 Memory control circuit for subsystem controller |
| 05/20/1986 | CA1204879A1 Universal coupling means |
| 05/20/1986 | CA1204878A1 Access arbitration system to several processors or microprocessors with a common bus |
| 05/14/1986 | EP0181007A2 Bus broadcast method and apparatus |
| 05/14/1986 | EP0180822A2 Communication adapter for loop communications system |
| 05/14/1986 | EP0180680A1 Counting circuit, in particular for an incremental sensor and capable of cooperating with an eight or sixteen bits processor |
| 05/13/1986 | US4589099 Solid slice memory |
| 05/13/1986 | CA1204517A1 Universal memory |
| 05/13/1986 | CA1204514A1 Interface for serial data communications link |
| 05/09/1986 | WO1986002751A1 Arrangement for path selection in a communications network |
| 05/09/1986 | WO1986002750A1 Aircraft data acquisition and recording system |
| 05/09/1986 | WO1986002749A1 Arrangement for communication between equipment belonging to different network architectures |
| 05/07/1986 | EP0180476A2 Microprogramme sequence controller |
| 05/07/1986 | EP0180128A2 User interface processor for computer network |
| 05/07/1986 | EP0179981A2 Data processing apparatus with fixed address space and variable memory |
| 05/07/1986 | EP0179936A1 Method and apparatus for global bus control |
| 05/06/1986 | US4587609 Lockout operation among asynchronous accessers of a shared computer system resource |
| 05/06/1986 | CA1204232A1 Synchronous communications multiplexer |
| 05/06/1986 | CA1204220A1 Data processing system with multifunction nibble shifter |
| 04/30/1986 | EP0179497A2 Electrical circuit arrangement and electrical circuit unit including an address generator for use in such an arrangement |
| 04/30/1986 | EP0179425A2 Maintenance subsystem for computer network |
| 04/30/1986 | EP0179310A2 Trinary interface for binary logic |
| 04/30/1986 | EP0179159A1 Adapter system for a data communication link |
| 04/29/1986 | US4586159 Digital bus adaptor |
| 04/29/1986 | US4586134 Computer network system and its use for information unit transmission |
| 04/29/1986 | US4586128 Arbitrator circuit and technique for use in a digital computing system having multiple bus controllers |
| 04/29/1986 | CA1203919A1 Parallel interface for controlling the bidirectional data transfer between an asynchronous bus and a synchronous bus connected to a plurality of terminals each sending its own synchronism signal onto said synchronous bus |
| 04/29/1986 | CA1203918A1 Multi-device apparatus synchronized to the slowest device |
| 04/29/1986 | CA1203917A1 Micro computer system |
| 04/29/1986 | CA1203876A1 Peripheral control for a digital telephone system |
| 04/24/1986 | WO1986002475A1 Method of and arrangement for ordering of multiprocessor operations in a multiprocessor system |
| 04/23/1986 | EP0178550A2 Data communication system comprising a bus and a plurality of units connected thereto |
| 04/23/1986 | EP0178419A2 Dynamically selectable polarity latch |
| 04/23/1986 | EP0099407B1 Digital system including line activity detection |
| 04/22/1986 | US4584679 Tack-on acknowledgement in computer networks |
| 04/22/1986 | US4584567 Digital code detector circuits |
| 04/16/1986 | EP0178287A2 Circuit arrangement for remote data transfer checking |
| 04/16/1986 | EP0178235A1 Electronic method and device for the distributed execution of an activity between a plurality of different sites |
| 04/16/1986 | EP0178111A2 Data handling system |
| 04/16/1986 | EP0177690A2 Method for error detection and correction by majority voting |
| 04/16/1986 | EP0177616A1 System for selecting address in input/output board |
| 04/16/1986 | EP0177607A1 Computer bus apparatus with distributed arbitration |
| 04/15/1986 | US4583195 Mailing system interface between a scale system processor and a serial data bus which interconnects peripheral subsystems |
| 04/15/1986 | US4583167 Procedure and apparatus for conveying external and output data to a processor system |
| 04/15/1986 | US4583166 Roll mode for cached data storage |
| 04/15/1986 | US4583163 Data prefetch apparatus |
| 04/15/1986 | US4583160 Priority control apparatus for a bus in a bus control system having input/output devices |
| 04/15/1986 | US4583089 Communication system |
| 04/10/1986 | WO1986002218A1 Communication control method |
| 04/10/1986 | WO1986002184A1 Method of loading system program |
| 04/09/1986 | EP0177429A1 Method for information exchange between suscribers by means of a looped bus, and its use in a multiprocessor device |
| 04/09/1986 | EP0177280A2 Dynamically controllable output logic circuit |
| 04/09/1986 | EP0177156A2 A method & apparatus for transferring data from a smaller to a larger register |
| 04/09/1986 | EP0176791A1 Circuit for processing asynchronous requests from at least two different devices for a common device |
| 04/08/1986 | US4581734 Multipriority communication system |