Patents for G06F 13 - Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units (158,002) |
---|
08/20/1991 | US5041970 Cell processor and memory-managed computer system using same |
08/20/1991 | US5041962 Computer system with means for regulating effective processing rates |
08/20/1991 | US5040993 Interchangeable adapter module for electronic devices |
08/20/1991 | CA2015594A1 Fail-safe method for updating system information stored in a memory |
08/20/1991 | CA1287932C Firmware state machine |
08/20/1991 | CA1287924C Bus interface circuit for digital data processor |
08/20/1991 | CA1287910C Adjunct processor for providing computer facility access protection via call transfer |
08/16/1991 | CA2010268A1 Parallel computer architecture |
08/14/1991 | EP0441707A1 Serial bus coupler |
08/14/1991 | EP0441509A2 Single-operation focus shift between user applications in a virtual terminal environment |
08/14/1991 | EP0441041A2 Method and apparatus for generating a 48-bit frame check sequence |
08/14/1991 | EP0441032A2 Keyboard emulation system |
08/14/1991 | CN1053871A Frame restructuring interface for digital bit streams multiplexed by time-division multiplexing digital tributaries with different bit rates |
08/13/1991 | US5040142 Method of editing and circulating an electronic draft document amongst reviewing persons at remote terminals attached to a local area network |
08/13/1991 | US5040141 Method for administrating reply mail in electronic mail system |
08/13/1991 | US5040109 Efficient protocol for communicating between asychronous devices |
08/13/1991 | US5039980 Multi-nodal communication network with coordinated responsibility for global functions by the nodes |
08/13/1991 | CA1287689C2 Method for transferring signals and data between a host computer and peripheral devices which are initially inactive and which have the same first address wherein the signals and data are transferred over a bus coupling the peripheral devices to the host computer |
08/08/1991 | WO1991012570A1 Interface chip device |
08/07/1991 | EP0440457A2 Burst mode read implementation |
08/07/1991 | EP0440456A2 Microprocessor burst mode with external system memory |
08/07/1991 | EP0440452A2 Multiple bus system memory architecture |
08/07/1991 | EP0440128A1 Frames restructuring interface for digital sequences multiplexed by time division multiplexing of digital tributaries at different rates |
08/07/1991 | EP0439988A2 Computer monitoring of installed options |
08/07/1991 | EP0439987A2 Arbitration system limiting high priority successive grants |
08/07/1991 | EP0439855A1 Microcontroller for the fast execution of a large number of operations which are decomposable in sequences of similar operations |
08/07/1991 | EP0439693A2 Multiprocessing packet switching connection system having provision for error correction and recovery |
08/07/1991 | EP0439594A1 Device for interfacing a main processor bus connected to a main processor to a peripheral bus having a number of peripheral devices connected thereto. |
08/07/1991 | EP0439591A1 Data processing system and process for controlling it and cpu boards |
08/07/1991 | CA2035637A1 Method and apparatus for generating a 48-bit frame check sequence |
08/06/1991 | US5038317 Programmable controller module rack with a relative rack slot addressing mechanism |
08/06/1991 | US5038308 Compact system unit for personal computers |
08/06/1991 | US5038299 Serial/parallel transfer apparatus |
08/06/1991 | US5038276 Data processing system having dual arbiter for controlling access to a system bus |
08/06/1991 | US5038275 Status transfer structure within a data processing system with status read indication |
08/06/1991 | US5038274 Interrupt servicing and command acknowledgement system using distributed arbitration apparatus and shared bus |
08/06/1991 | US5038059 Status register with asynchronous set and reset signals |
08/03/1991 | WO1991011768A1 Bus locking fifo multi-processor communication system |
08/03/1991 | WO1991011767A1 High speed, flexible source/destination data burst direct memory access controller |
08/03/1991 | CA2074530A1 Bus locking fifo multi-processor communication system |
08/03/1991 | CA2074506A1 High speed, flexible source/destination data burst direct memory access controller |
07/31/1991 | WO1991011766A2 Networked facilities management system |
07/31/1991 | EP0439331A2 Multi-nodal communication network with coordinated responsibility for global functions by nodes |
07/31/1991 | EP0438699A2 Menu bypass |
07/31/1991 | CN1053502A Data processing apparatus with display device |
07/30/1991 | US5036484 Personal computer/host emulation system for handling host data with personal computer application programs at personal computers |
07/30/1991 | US5036458 Information processor executing interruption program without saving contents of program counter |
07/30/1991 | US5036456 Synchronous |
07/30/1991 | US5036429 IC card adapter |
07/27/1991 | CA2034396A1 Multi-nodal communication network with coordinated responsibility for global functions by the nodes |
07/25/1991 | WO1991011048A1 Digital differential relay system |
07/25/1991 | WO1991010960A1 Arrangement for a distributed control system |
07/25/1991 | WO1991010959A1 Method and apparatus for microprocessor access arbitration |
07/25/1991 | WO1991010958A1 Computer bus system |
07/25/1991 | WO1991010957A1 Arbitration among multiple users of a shared resource |
07/25/1991 | DE4040813A1 Communicatons installation transferring information via interface - contains combination of control unit and transputer (RTM)-based connector unit and measurement modules |
07/25/1991 | CA2070821A1 Arbitration among multiple users of a shared resource |
07/24/1991 | EP0438275A2 Improved data router with burst shuffling and deshuffling output buffers |
07/24/1991 | EP0438152A2 Data processing apparatus with display device |
07/24/1991 | EP0438020A2 Method and system for automatically controlling the distribution of data objects |
07/24/1991 | EP0437550A1 Information processing system emulation apparatus and method |
07/24/1991 | EP0437441A1 Workstations and data processing network containing workstations. |
07/23/1991 | US5034913 Controller integrated circuit |
07/23/1991 | US5034886 Computer system for reducing number of dedicated registers using memory stock and sharing of address and general purpose registers |
07/23/1991 | US5034884 System providing key scan key address extraction and bitwise signal transmission between input unit and signal processing unit in parallel |
07/23/1991 | US5034883 Lockhead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfers |
07/23/1991 | US5034881 Method of and system for controlling common bus |
07/23/1991 | US5034598 Keyboard emulation system providing audible feedback without a built-in transducer |
07/23/1991 | CA1286790C Memory access control apparatus |
07/23/1991 | CA1286788C Data flow control arrangement for local area network |
07/23/1991 | CA1286786C Self-configuring terminal |
07/23/1991 | CA1286785C Universal programmable counter/timer and address register module |
07/23/1991 | CA1286749C Cooking computer communication system |
07/18/1991 | DE4000673A1 Transferring data in bus system consisting of several segments - using bridges with stored lists of accessible segments without requiring routing information in data packets |
07/17/1991 | EP0437276A2 A microcomputer and a method for controlling its bus cycle |
07/17/1991 | EP0437160A2 Main storage memory cards having single bit set and reset functions |
07/17/1991 | EP0436891A2 Electronic keying of multi-board systems |
07/17/1991 | EP0436641A1 Computer three-way transfer operation. |
07/17/1991 | EP0436559A1 Data processing network. |
07/17/1991 | CA2032954A1 Data router with burst shuffling and deshuffling output buffers |
07/16/1991 | US5033050 Operation control system |
07/16/1991 | US5033049 On-board diagnostic sub-system for SCSI interface |
07/16/1991 | US5033047 Multiprocessor system with a fault locator |
07/16/1991 | US5032984 Data bank priority system |
07/16/1991 | US5032982 Device for timing interrupt acknowledge cycles |
07/16/1991 | CA1286416C Method and apparatus for arbitration and serialization in a multiprocessor system |
07/16/1991 | CA1286415C Multiprocessor level change synchronization apparatus |
07/16/1991 | CA1286412C Apparatus and method for providing distributed control in a main memory unit of a data processing system |
07/11/1991 | WO1991010195A1 High speed active bus |
07/11/1991 | WO1991010193A1 Serial interrupt in microcomputers |
07/11/1991 | DE4100198A1 Configurable communications interface module - has removable cassette contg. program enabling protocol changes by transfering contents to memory |
07/10/1991 | EP0436458A2 Programmable connector |
07/10/1991 | EP0436402A2 Channel assignment in data processing apparatus |
07/10/1991 | EP0436211A2 Method and apparatus for observing internal memory-mapped registers |
07/10/1991 | EP0436194A2 Media access controller |
07/10/1991 | EP0436104A2 FIFO with variable commit pointer |
07/10/1991 | EP0169244B1 Method of and apparatus for diagnosing channel control unit |
07/09/1991 | US5031211 Communication circuit switching or parallel operation system |
07/09/1991 | US5031146 Memory apparatus for multiple processor systems |
07/09/1991 | US5031097 Direct memory access controller |