| Patents for H03K 5 - Manipulating pulses not covered by one of the other main groups in this subclass (25,714) |
|---|
| 06/01/2004 | US6744224 Rush current limiting circuit for a PFM control charge pump |
| 05/27/2004 | US20040102164 Receiver circuit for a push-pull transmission method and method for receiver-end signal processing in push-pull transmission methods |
| 05/27/2004 | US20040100314 Clock squarer |
| 05/27/2004 | US20040100310 Clock control system and clock control method |
| 05/27/2004 | US20040100309 Method and apparatus for selectably providing single-ended and differential signaling with controllable impedance and transition time |
| 05/27/2004 | DE10346945A1 Slew-rate control system for synchronous dynamic random access memory, changes output data or transition speed based on signal which shows variation in electrical potential difference |
| 05/27/2004 | DE10230168B4 Pegelumsetz-Einrichtung Pegelumsetz device |
| 05/26/2004 | EP1422592A2 Clock control system and clock control method |
| 05/26/2004 | EP1421689A1 Differential ring oscillator stage |
| 05/26/2004 | CN1499726A Duty degree correction circuit and delayed phase-lock loop having same |
| 05/26/2004 | CN1499523A Delay locking loop having acceleration mode and controlled by register |
| 05/26/2004 | CN1151599C Crystal osciallator with controlled duty cycle |
| 05/25/2004 | US6742133 Clock controlling method and clock control circuit |
| 05/25/2004 | US6741660 Method for modulation of a basic clock for digital circuits, and a modulator for carrying out the method |
| 05/25/2004 | US6741522 Methods and structure for using a higher frequency clock to shorten a master delay line |
| 05/25/2004 | US6741122 Routing technique to adjust clock skew using frames and prongs |
| 05/25/2004 | US6741113 Modified high speed flop design with self adjusting, data selective, evaluation window |
| 05/25/2004 | US6741105 Differential circuit and peak hold circuit including differential circuit |
| 05/21/2004 | WO2004042721A1 Delay signal generation device and recording pulse generation device |
| 05/21/2004 | WO2003075461A3 Voltage comparator |
| 05/20/2004 | US20040098630 Cold clock power reduction |
| 05/20/2004 | US20040095988 Spread spectrum clock generator |
| 05/20/2004 | US20040095180 Semiconductor device with clock enable buffer to produce stable internal clock signal |
| 05/20/2004 | US20040095174 Duty cycle correction circuit and delay locked loop having the same |
| 05/20/2004 | US20040095170 Synchronization circuit |
| 05/20/2004 | US20040095169 Clock generating circuit including memory for regulating delay amount of variable delay circuit in ring oscillator |
| 05/20/2004 | US20040095166 Clock switching circuit |
| 05/20/2004 | US20040095165 Clock signal transmission circuit |
| 05/20/2004 | US20040095164 Power converter circuitry and method |
| 05/19/2004 | EP1419579A1 Compensating for differences between clock signals |
| 05/19/2004 | EP1243074B1 Phase detector for a phase-locked loop |
| 05/19/2004 | DE10339215A1 Zerhacker-Vergleicher Chopper comparators |
| 05/19/2004 | DE10330796A1 Registergesteuerter Delay Locked Loop mit Beschleunigungsmodus Register-controlled delay locked loop with acceleration mode |
| 05/19/2004 | DE10318629A1 Pegelbestimmungsschaltung zum Bestimmen eines Logikpegels eines Eingangssignals Level determination circuit for determining a logic level of an input signal |
| 05/19/2004 | DE10250890A1 Entscheidungsrückkoppelentzerrer mit reduzierter Gatezahl Decision feedback equalizer with reduced gate number |
| 05/19/2004 | DE10250576A1 Circuit for signal symmetrizing in opposite phase bus drivers, especially in controller area networks in motor vehicles, has circuit to equalize switch on resistances in both paths |
| 05/19/2004 | DE10233220B3 Komparator mit Hysterese Comparator with hysteresis |
| 05/19/2004 | CN2616911Y Data acquisition device for pulse electric energy meter |
| 05/19/2004 | CN1497849A Method for multi-phase division with frequency-doubled phase interpolation |
| 05/19/2004 | CN1497840A Buffer circuit and driver IC |
| 05/19/2004 | CN1497413A Simultaneous two-way input/output circuit |
| 05/19/2004 | CN1150677C Pulse shaping circuit |
| 05/19/2004 | CN1150457C Memory address generator in convolutional interleaver/deinterleaver |
| 05/18/2004 | US6738442 Pulse detection and synchronization system |
| 05/18/2004 | US6738441 Method and device for filtering input signals |
| 05/18/2004 | US6738416 Device for signal transmission between moving parts |
| 05/18/2004 | US6737927 Duty cycle correction circuit for use with frequency synthesizer |
| 05/18/2004 | US6737926 Method and apparatus for providing clock signals at different locations with minimal clock skew |
| 05/18/2004 | US6737901 Integrable, controllable delay device, delay device in a control loop, and method for delaying a clock signal using a delay device |
| 05/13/2004 | WO2003050955A3 Integrated circuit comprising a clock generator, a chip card comprising one such integrated circuit and the associated clock generation method |
| 05/13/2004 | WO2002097998A3 Ultra high speed clocked analog latch |
| 05/13/2004 | WO2002091471A3 Integrated circuit |
| 05/13/2004 | US20040093535 On-chip measurement of signal state duration |
| 05/13/2004 | US20040093532 Information processor and information processing system utilizing interface for synchronizing clock signal |
| 05/13/2004 | US20040091035 Active filter circuit with dynamically modifiable internal gain |
| 05/13/2004 | US20040090889 Recording pulse generator |
| 05/13/2004 | US20040090828 Semiconductor integrated circuit |
| 05/13/2004 | US20040090808 Power-supply voltage frequency control circuit |
| 05/13/2004 | US20040090354 Method and apparatus for changing the rate of time-discrete signals |
| 05/13/2004 | US20040090258 Clock pulse generator |
| 05/13/2004 | US20040090254 Systems and methods for altering timing edges of an input signal |
| 05/13/2004 | US20040090253 Method and apparatus for slew control of an output signal |
| 05/13/2004 | US20040090252 Apparatus and method for introducing signal delay |
| 05/13/2004 | US20040090248 Programmable timing generator with offset and width control using delay lock loop |
| 05/13/2004 | US20040090247 Signal detect circuit for high speed data receivers |
| 05/13/2004 | US20040090246 Method and apparatus for amplifying a regulated differential signal to a higher voltage |
| 05/13/2004 | US20040090245 Clock monitoring apparatus |
| 05/13/2004 | DE10346928A1 Verzögerungseinstellungsschaltung Delay adjustment circuit |
| 05/13/2004 | DE10249886A1 Verfahren und Vorrichtung zum Erzeugen eines Taktsignals mit vorbestimmten Taktsingaleigenschaften Method and apparatus for generating a clock signal with predetermined Taktsingaleigenschaften |
| 05/12/2004 | EP1088376B1 Magnetic modulator voltage and temperature timing compensation circuit |
| 05/12/2004 | CN1496001A Duty ratio detection equipment whose return time is short |
| 05/12/2004 | CN1149635C System and method for compensating parameter of crystal sheets |
| 05/11/2004 | US6735732 Clock adjusting method and circuit device |
| 05/11/2004 | US6735265 Comparator |
| 05/11/2004 | US6735260 Adaptive data slicer |
| 05/11/2004 | US6735136 Semiconductor memory device capable of preventing coupling noise between adjacent bit lines in different columns |
| 05/11/2004 | US6734739 Fractional-frequency-modulation PLL synthesizer that suppresses spurious signals |
| 05/11/2004 | US6734725 Power amplifier |
| 05/11/2004 | US6734711 Slow input transition stabilizer circuit |
| 05/11/2004 | US6734709 Method and system for performing sampling on the fly using minimum cycle delay synchronization |
| 05/06/2004 | WO2004039023A2 Differential deskewing repeater |
| 05/06/2004 | WO2004038918A2 Method and device for generating a clock signal with predetermined clock signal properties |
| 05/06/2004 | US20040086061 Multiple mode clock receiver |
| 05/06/2004 | US20040086036 Decision feedback equalizer having reduced gate count |
| 05/06/2004 | US20040086002 Data communications circuit with multi-stage multiplexing |
| 05/06/2004 | US20040085155 Selection of IC Vdd for improved voltage regulation of transciever/transponder modules |
| 05/06/2004 | US20040085140 Clock signal generating circuit |
| 05/06/2004 | US20040085113 Method and device for generating delay signal |
| 05/06/2004 | US20040085111 Circuit for correcting duty factor of clock signal |
| 05/06/2004 | US20040085109 Method and apparatus for fine tuning clock signals of an integrated circuit |
| 05/06/2004 | US20040085107 Register controlled delay locked loop having acceleration mode |
| 05/06/2004 | US20040085098 Level determination circuit determining logic level of input signal |
| 05/06/2004 | US20040085097 Dual differential comparator circuit with full range of input swing |
| 05/06/2004 | US20040085093 Methods, circuits, and applications using a resistor and a schottky diode |
| 05/06/2004 | US20040085092 Level shifter |
| 05/06/2004 | EP1416354A2 Programmable frequency multiplier |
| 05/06/2004 | DE4312300B4 Impulswandlerschaltung Pulse converter circuit |
| 05/06/2004 | DE10211497B4 Schaltungsanordnung zur Ansteuerung eines Halbleiterleistungsschalters Circuit arrangement for driving a semiconductor power switch |
| 05/05/2004 | CN1494213A Chopper comparer |
| 05/05/2004 | CN1493879A Weighted door integrated group weak signal related detection circuit and application |