Patents
Patents for G11C 8 - Arrangements for selecting an address in a digital store (19,368)
10/1995
10/19/1995WO1995024774A3 Memory iddq-testable through cumulative word line activation
10/18/1995EP0677849A2 Multiple I/O select memory
10/17/1995USRE35065 Control circuit for a semiconductor memory device and semiconductor memory system
10/17/1995US5459851 Dual-port memory with selective read data output prohibition
10/17/1995US5459693 Very large scale integrated planar read only memory
10/17/1995US5459692 Semiconductor memory device and method for reading data therefrom
10/12/1995WO1995027250A1 Protection circuit for a microprocessor
10/11/1995EP0676765A2 Ram variable size block write
10/11/1995EP0676690A1 Delayed write of store instruction in processor device
10/10/1995US5457661 Semiconductor memory device having a delay circuit for controlling access time
10/10/1995US5457481 Memory system for use in a moving image decoding processor employing motion compensation technique
10/04/1995EP0675597A1 Integrated circuit with centralized control of edge transition detection pulse generation
10/04/1995EP0675502A2 Multiple sector erase flash EEPROM system
10/04/1995CN1109660A 同步二进制计数器 Synchronous binary counter
10/03/1995US5455803 Semiconductor device which operates at a frequency controlled by an external clock signal
10/03/1995US5455789 Nonvolatile semiconductor memory with selectively driven word lines
09/1995
09/27/1995EP0674411A1 Virtual interconnection memory especially for communication between terminals operating at different speeds
09/27/1995EP0674319A2 Multi-port memory system and its operation method
09/26/1995US5453957 Memory architecture for burst mode access
09/26/1995US5453953 Bandgap voltage reference generator
09/25/1995CA2244810A1 Method for addressing memory
09/20/1995EP0673137A1 Virtual interconnection memory
09/20/1995EP0525068A4 Integrated circuit i/o using a high preformance bus interface
09/19/1995US5452260 Semiconductor memory circuit
09/19/1995US5452257 Address range bank decoding for DRAM
09/19/1995US5452251 Semiconductor memory device for selecting and deselecting blocks of word lines
09/14/1995WO1995024774A2 Memory iddq-testable through cumulative word line activation
09/13/1995EP0555417B1 Register forwarding multi-port register file
09/12/1995US5450566 Register block circuit for central processing unit of microcomputer
09/08/1995WO1995024041A1 Row decoder and driver with switched-bias bulk regions
09/06/1995EP0670548A1 Method and structure for recovering smaller density memories from larger density memories
09/05/1995US5448530 Address pointer generating and using a coincidence signal in a semiconductor memory device and method of generating an address
09/05/1995US5448529 High speed and hierarchical address transition detection circuit
09/05/1995US5448527 Decoder and driver for use in a semiconductor memory
09/05/1995US5448522 Multi-port memory emulation using tag registers
08/1995
08/31/1995DE4413823A1 Data block access mechanism for memory chip devices
08/30/1995EP0669619A2 A semiconductor integrated circuit for generating an internal power source voltage with reduced potential changes
08/29/1995US5446859 Register addressing control circuit including a decoder and an index register
08/29/1995US5446700 Decoder circuit having CMOS inverter circuits
08/23/1995EP0607133B1 Memory card
08/22/1995US5444660 Sequential access memory and its operation method
08/17/1995DE19503390A1 Datenausgabepuffer-Steuerschaltung Data output buffer control circuit
08/16/1995EP0667681A2 Parallel-to-serial conversion device and linear transformation device making use thereof
08/15/1995US5442308 Dynamic decoder circuit operative at low frequency clock signals without data destruction
08/09/1995CN1106550A Word line driving circuit of a semiconductor memory device
08/08/1995US5440524 Method and apparatus for simuilataneous long writes of multiple cells of a row in a static ram
08/08/1995US5440511 Semiconductor memory device
08/08/1995US5440506 Semiconductor ROM device and method
08/08/1995US5440257 Edge-detecting pulse generator
08/02/1995EP0665557A2 Semiconductor memory device
08/02/1995EP0665556A2 Semiconductor memory device
08/02/1995EP0665555A2 Semiconductor memory device
08/02/1995EP0226616B1 Asynchronous row and column control
08/01/1995US5438550 Address transition detecting circuit of a semiconductor memory device
08/01/1995US5438548 Synchronous memory with reduced power access mode
08/01/1995US5438536 Flash memory module
07/1995
07/26/1995EP0664614A1 Decoder circuit which resists a fluctuation of a power supply
07/25/1995US5436870 Semiconductor memory device
07/25/1995US5436869 Memory controller which can carry out a high speed access when supplied with input addresses with a time interval left between the input addresses having the same row address
07/25/1995US5436868 Word line selection circuit for selecting memory cells
07/25/1995US5436863 Semiconductor memory device
07/25/1995US5436575 Programmable logic array integrated circuits
07/18/1995US5434899 Phase clocked shift register with cross connecting between stages
07/18/1995US5434824 Semiconductor memory device with reduced power consumption and reliable read mode operation
07/18/1995US5434818 Four port RAM cell
07/12/1995EP0662691A1 Count unit for non volatile memories
07/12/1995EP0662690A1 Bias circuit for a memory line decoder driver of non-volatile memories
07/04/1995US5430859 For use with a computer system
07/04/1995US5430685 Multi-port random access memory device having memory cell rewritable through single input port
07/04/1995US5430684 Memory system for processing digital video signal
07/04/1995US5430682 Semiconductor integrated circuit device having internal step-down power voltage generator with auxiliary current path for keeping step-down power voltage constant
07/04/1995US5430681 Semiconductor memory
07/04/1995US5429006 Semiconductor matrix type sensor for very small surface pressure distribution
06/1995
06/29/1995DE4446998A1 Semiconductor memory appts. using NAND, AND, dual-input NOR cells
06/28/1995EP0660331A1 Line decoding circuit for a memory working with low power voltages
06/28/1995EP0660330A2 Data processing system having a memory with a low power operating mode and method therefor
06/27/1995US5428632 Control circuit for dual port memory
06/27/1995US5428577 Semiconductor storage device having word-line voltage booster circuit with decoder and charger
06/27/1995US5428571 Data latch circuit having non-volatile memory cell equipped with common floating gate and stress relaxing transistor
06/22/1995DE4408695C1 Multi-gate data storage arrangement for computer
06/21/1995EP0658903A1 Double-row address decoding and selection circuitry for an electrically erasable and programmable non-volatile memory device with redundancy, particularly for flash EEPROM devices
06/20/1995US5426772 Single PAL circuit generating system clock and control signals to minimize skew
06/20/1995US5426763 Memory cartridge including a key detector for inhibiting memory access and preventing undesirable write operations
06/20/1995US5426753 Memory decoding system for portable data terminal
06/20/1995US5426608 Word line redundancy nonvolatile semiconductor memory
06/13/1995US5424996 Dual transparent latch
06/13/1995US5424995 Static random access memory allowing reading angle rotation
06/06/1995US5423047 Methods and apparatus for using address transition detection to reduce power consumption
06/06/1995US5422858 Semiconductor integrated circuit
06/06/1995US5422857 Semiconductor memory unit having overlapping addresses
06/06/1995US5422839 Semiconductor memory device
05/1995
05/31/1995EP0655164A1 Self-testing device for storage arrangements, decoders or the like
05/30/1995US5420995 Controller for supplying multiplexed or non-multiplexed address signals to different types of dynamnic random access memories
05/30/1995US5420870 Non-fully-decoded test address generator
05/30/1995US5420822 Non-volatile semiconductor memory device
05/30/1995US5420820 Memory device to provide a signal to indicate memory access
05/30/1995US5420816 Semiconductor memory apparatus with configured word lines to reduce noise
05/30/1995US5420813 Multiport memory cell circuit having read buffer for reducing read access time
05/23/1995US5418926 System and method for indicating whether a block size in a detachable memory device corresponds to a predetermined broadcasting system standard
05/23/1995US5418924 Memory controller with programmable timing