| Patents for G11C 7 - Arrangements for writing information into, or reading information out from, a digital store (53,197) |
|---|
| 07/03/2008 | WO2008077238A1 Dual function data register |
| 07/03/2008 | WO2008077237A1 A program verify method for otp memories |
| 07/03/2008 | WO2007142863A3 Voltage stabilizer memory module |
| 07/03/2008 | WO2007076221A3 Use of recovery transistors during write operations to prevent disturbance of unselected cells |
| 07/03/2008 | US20080162882 System and apparatus for group data operations |
| 07/03/2008 | US20080159045 Semiconductor memory device capable of controlling drivability of overdriver |
| 07/03/2008 | US20080159041 Semiconductor memory and operating method of same |
| 07/03/2008 | US20080159040 Semiconductor memory device operating a self refreshing and an auto refreshing |
| 07/03/2008 | US20080159039 Semiconductor memory device with refresh signal generator and its driving method |
| 07/03/2008 | US20080159038 Semiconductor memory device and method for driving the same |
| 07/03/2008 | US20080159037 Semiconductor memory device |
| 07/03/2008 | US20080159036 Scalable Embedded DRAM Array |
| 07/03/2008 | US20080159035 Array sense amplifiers, memory devices and systems including same, and methods of operation |
| 07/03/2008 | US20080159034 Method for controlling a semiconductor apparatus |
| 07/03/2008 | US20080159033 Precharge voltage supply circuit and semiconductor device using the same |
| 07/03/2008 | US20080159032 Method for burst mode, bit line charge transfer and memory using the same |
| 07/03/2008 | US20080159028 Sense amplifier screen circuit and screen method thereof |
| 07/03/2008 | US20080159027 Semiconductor memory device with mirror function module and using the same |
| 07/03/2008 | US20080159026 Memory systems, on-die termination (odt) circuits, and method of odt control |
| 07/03/2008 | US20080159025 Semiconductor memory device with various delay values |
| 07/03/2008 | US20080159024 Sense amplifier enable signal generator for semiconductor memory device |
| 07/03/2008 | US20080159023 Semiconductor memory device with a fixed burst length having column control unit |
| 07/03/2008 | US20080159022 Dynamic adaptive read return of DRAM data |
| 07/03/2008 | US20080159021 Rfid device having nonvolatile ferroelectric memory device |
| 07/03/2008 | US20080159020 Word line driving circuit and semiconductor device using the same |
| 07/03/2008 | US20080159019 High speed interface for multi-level memory |
| 07/03/2008 | US20080159018 Semiconductor memory device having internal voltage generation circuits |
| 07/03/2008 | US20080159016 Voltage generating circuit of semiconductor memory apparatus capable of reducing power consumption |
| 07/03/2008 | US20080159015 Voltage pumping device |
| 07/03/2008 | US20080159013 Method of programming multi-level semiconductor memory device and multi-level semiconductor memory device |
| 07/03/2008 | US20080159012 Semiconductor memory device, and multi-chip package and method of operating the same |
| 07/03/2008 | US20080159011 Address/data multiplexed device |
| 07/03/2008 | US20080159010 Multi-use eFuse Macro |
| 07/03/2008 | US20080158991 Systems for programming non-volatile memory with reduced program disturb by using different pre-charge enable voltages |
| 07/03/2008 | US20080158978 Memory read circuit and memory apparatus using the same |
| 07/03/2008 | US20080158975 Non-volatile storage with bias for temperature compensation |
| 07/03/2008 | US20080158973 Complete word line look ahead with efficient data latch assignment in non-volatile memory read operations |
| 07/03/2008 | US20080158972 Method of controlling bitline bias voltage |
| 07/03/2008 | US20080158949 Systems for complete word line look ahead with efficient data latch assignment in non-volatile memory read operations |
| 07/03/2008 | US20080158945 Semiconductor memory device |
| 07/03/2008 | US20080158941 Nonvolatile memory device using variable resistive elements |
| 07/03/2008 | US20080158938 Memory cells with lower power consumption during a write operation |
| 07/03/2008 | US20080158936 Nonvolatile resistive memories having scalable two-terminal nanotube switches |
| 07/03/2008 | US20080158935 Resistance changing memory cell architecture |
| 07/03/2008 | US20080158931 Apparatus and methods for optically-coupled memory systems |
| 07/03/2008 | US20080158930 Semiconductor memory device for sensing voltages of bit lines in high speed |
| 07/03/2008 | US20080158929 Scalable Embedded DRAM Array |
| 07/03/2008 | DE10350168B4 Speicheranordnung und Verfahren zum Betreiben einer solchen Memory device and method of operating such a |
| 07/03/2008 | DE10241928B4 Synchronisationseinrichtung für eine Halbleiterspeichereinrichtung und Halbleiterspeichereinrichtung Synchronisation device for a semiconductor memory device and semiconductor memory device |
| 07/03/2008 | DE102007060205A1 Verzögerte Leseverstärker-Multiplexer-Isolation Delayed sense amplifier-multiplexer insulation |
| 07/03/2008 | DE102007055138A1 Dualer Zugriff für Einzelport-Cache Dual access for single-port cache |
| 07/03/2008 | DE102006062666A1 Semiconductor memory element, has multiple inlet or outlet ports for entering command signals for mode revitalization operation, and memory field, which has divided storage area that is accessible over multiple inlet or outlet ports |
| 07/03/2008 | DE102006061359A1 Data inverting device, comprises complementary-metal-oxide-semicondu ctor circuit, two inverting units and control unit, which is provided to control two inverting units |
| 07/03/2008 | DE102004004091B4 Vorrichtung zur Verwendung bei der Synchronisation von Taktsignalen, sowie Taktsignal-Synchronisationsverfahren Apparatus for use in the synchronization of clock signals, and clock signal synchronization method |
| 07/03/2008 | DE10196001B4 Schnittstellenbefehlsarchitektur für synchronen Flashspeicher Interface command architecture for synchronous flash memory |
| 07/02/2008 | EP1938329A2 Method and apparatus for converting parallel data to serial data in high speed applications |
| 07/02/2008 | EP1938328A1 A data storage device and method |
| 07/02/2008 | EP1378081A4 System, method, and article of manufacture for using a replaceable component to select a replaceable quality of service capable network communication channel component |
| 07/02/2008 | CN201081799Y MP4 with cigarette case |
| 07/02/2008 | CN101213751A Measure-initialized delay locked loop with live measurement |
| 07/02/2008 | CN101211651A USB status restriction equipment and method of use thereof |
| 07/02/2008 | CN101211650A Audio frequency playing apparatus and its earphone used therefore, automatic control method |
| 07/02/2008 | CN101211649A Dynamic RAM module possessing solid magnetic disc |
| 07/02/2008 | CN101211331A Electronic book capable of vocalizing |
| 07/02/2008 | CN101209695A Horn of car |
| 07/02/2008 | CN100399475C Encoding circuit for semiconductor device and redundancy control circuit using the same |
| 07/02/2008 | CN100399473C Built-in self test system and method |
| 07/02/2008 | CN100399472C Methods and apparatus for utilizing flash burst mode to improve processor performance |
| 07/02/2008 | CN100399295C Method and device for managing array redundancy data |
| 07/01/2008 | US7395476 System, method and storage medium for providing a high speed test interface to a memory subsystem |
| 07/01/2008 | US7395475 Circuit and method for fuse disposing in a semiconductor memory device |
| 07/01/2008 | US7395464 Memory circuit having a controllable output drive |
| 07/01/2008 | US7395398 Memory controller that selectively changes frequency of a memory clock signal, a smart card including the same, and a method of controlling a read operation of a memory |
| 07/01/2008 | US7394721 Method and apparatus for data synchronization to local clock on memory reads |
| 07/01/2008 | US7394719 Flash memory device with burst read mode of operation |
| 07/01/2008 | US7394714 Circuit implementation of a dynamic power supply for SRAM core array |
| 07/01/2008 | US7394713 Fuse memory cell with improved protection against unauthorized access |
| 07/01/2008 | US7394712 Semiconductor memory device performing self refresh operation |
| 07/01/2008 | US7394711 Multi-port semiconductor memory device and method for accessing and refreshing the same |
| 07/01/2008 | US7394710 Auto-recovery fault tolerant memory synchronization |
| 07/01/2008 | US7394709 Memory device |
| 07/01/2008 | US7394708 Adjustable global tap voltage to improve memory cell yield |
| 07/01/2008 | US7394707 Programmable data strobe enable architecture for DDR memory applications |
| 07/01/2008 | US7394706 Semiconductor integrated circuit device |
| 07/01/2008 | US7394705 Internal voltage supplier for memory device |
| 07/01/2008 | US7394704 Non-volatile semiconductor memory device, electronic card using the same and electronic apparatus |
| 07/01/2008 | US7394695 Nonvolatile semiconductor memory having plural data storage portions for a bit line connected to memory cells |
| 07/01/2008 | US7394692 Non-volatile semiconductor memory with large erase blocks storing cycle counts |
| 07/01/2008 | US7394691 Semiconductor memory device which prevents destruction of data |
| 07/01/2008 | US7394678 Over-driven access method and device for ferroelectric memory |
| 07/01/2008 | US7392584 Methods and apparatus for a flexible circuit interposer |
| 06/26/2008 | WO2008076737A2 Memory interface configurable for asynchronous and synchronous operation and for accessing storage from any clock domain |
| 06/26/2008 | WO2008076307A1 Sensing device for floating body cell memory and method thereof |
| 06/26/2008 | WO2008074140A1 Hybrid solid-state memory system having volatile and non-volatile memory |
| 06/26/2008 | US20080155141 Method and Apparatus for Data Transfer |
| 06/26/2008 | US20080151672 Determining relative amount of usage of data retaining device based on potential of charge storing device |
| 06/26/2008 | US20080151670 Memory device, memory controller and memory system |
| 06/26/2008 | US20080151669 Use of periodic refresh in medium retention memory arrays |
| 06/26/2008 | US20080151668 Semiconductor integrated circuit |
| 06/26/2008 | US20080151667 Method for Decreasing Program Disturb in Memory Cells |