| Patents for G11C 11 - Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor (76,008) |
|---|
| 06/17/1997 | US5640030 Double dense ferroelectric capacitor cell memory |
| 06/12/1997 | WO1997021223A1 Nonvolatile content addressable memory |
| 06/12/1997 | DE19644495A1 Semiconductor memory device for use with high density gigabit memory |
| 06/12/1997 | DE19629735A1 Semiconductor memory device for DRAM with self refreshing mode |
| 06/12/1997 | DE19621994C1 Single electron memory cell arrangement |
| 06/11/1997 | EP0778585A1 Method and circuit for characterising an integrated memory device |
| 06/11/1997 | EP0778582A2 Efficient parallel programming of data chunk in a multi-state implementation |
| 06/11/1997 | EP0778580A1 Semiconductor memory device |
| 06/11/1997 | EP0778579A2 A synchronous dynamic memory integrated circuit, a method for accessing such a memory, and system comprising such a memory |
| 06/11/1997 | EP0778578A2 A synchronous semiconductor memory integrated circuit, a method for accessing said memory and a system comprising such a memory |
| 06/11/1997 | EP0778577A2 A Synchronous semiconductor memory integrated circuit, a method for accessing said memory and a system comprising such a memory |
| 06/11/1997 | EP0778576A2 A synchronous semiconductor memory integrated circuit, a method for accessing said memory and a system comprising such a memory |
| 06/11/1997 | EP0778575A2 Dynamic random access memory |
| 06/11/1997 | EP0778526A1 Magnetic disk controller for backing up cache memory |
| 06/11/1997 | EP0496391B1 Semiconductor memory device |
| 06/11/1997 | CN1151708A Metal band rolling process |
| 06/11/1997 | CN1151592A Semiconductor memory device comprising address transition detecting circuit having stable response characteristic for address signal conversion |
| 06/11/1997 | CN1151591A Non-volatility integral ferroelectric film memory |
| 06/10/1997 | US5638529 Variable refresh intervals for system devices including setting the refresh interval to zero |
| 06/10/1997 | US5638385 Fast check bit write for a semiconductor memory |
| 06/10/1997 | US5638335 Semiconductor device |
| 06/10/1997 | US5638334 Integrated circuit I/O using a high performance bus interface |
| 06/10/1997 | US5638333 Bit line sensing circuit and method of a semiconductor memory device |
| 06/10/1997 | US5638332 Integrated circuit memory device with balancing circuit including follower amplifier coupled to bit line |
| 06/10/1997 | US5638331 Burn-in test circuit and method in semiconductor memory device |
| 06/10/1997 | US5638329 MOS semiconductor device with memory cells each having storage capacitor and transfer transistor |
| 06/10/1997 | US5638328 Data output buffers and methods having a clamp function |
| 06/10/1997 | US5638324 Flash memory device |
| 06/10/1997 | US5638320 Method for reading a threshold voltage of a memory cell |
| 06/10/1997 | US5638318 Ferroelectric memory using ferroelectric reference cells |
| 06/10/1997 | US5638317 Hierarchical DRAM array with grouped I/O lines and high speed sensing circuit |
| 06/10/1997 | US5638023 Charge pump circuit |
| 06/05/1997 | DE19650303A1 Integrierte Speicherschaltung An integrated memory circuit |
| 06/04/1997 | EP0777236A1 Method and circuit for testing semiconductor memory units |
| 06/04/1997 | EP0777234A2 Sense amplifier in or relating to semiconductor memory devices |
| 06/04/1997 | EP0777233A1 A memory architecture using conserved adressing and systems and methods using the same |
| 06/04/1997 | EP0777232A2 Programmable time delay in or relating to semiconductor memories |
| 06/04/1997 | EP0777231A2 Semiconductor memory device equipped with voltage generator circuit |
| 06/04/1997 | EP0777182A1 A memory access limiter for random access dynamic memories |
| 06/04/1997 | EP0758499A4 Method and apparatus for providing an ultra low power regulated negative charge pump |
| 06/04/1997 | EP0708939B1 Optimization circuit |
| 06/03/1997 | US5636177 Static random access memory with improved noise immunity |
| 06/03/1997 | US5636174 Fast cycle time-low latency dynamic random access memories and systems and methods using the same |
| 06/03/1997 | US5636171 Semiconductor memory device having low power self refresh and burn-in functions |
| 06/03/1997 | US5636170 Low voltage dynamic memory |
| 06/03/1997 | US5636169 Precharge voltage generator |
| 06/03/1997 | US5636163 Random access memory with a plurality amplifier groups for reading and writing in normal and test modes |
| 06/03/1997 | US5636159 Magnetoresistive memory using large fractions of memory cell films for data storage |
| 06/03/1997 | US5636158 Irregular pitch layout for a semiconductor memory device |
| 06/03/1997 | US5636093 Magnetic multilayer device having resonant-tunneling double-barrier structure |
| 06/03/1997 | US5635812 Rechargeable battery pack |
| 06/03/1997 | US5635774 Zero power latchup suppression circuit |
| 05/28/1997 | EP0776011A2 Magnetic memory and method therefor |
| 05/28/1997 | EP0776010A2 Improvements in or relating to integrated circuits |
| 05/28/1997 | EP0689712A4 Random access memory (ram) based configurable arrays |
| 05/28/1997 | EP0520449B1 Semiconductor memory device |
| 05/28/1997 | CN1150860A Semiconductor memory device for block access applications |
| 05/28/1997 | CN1150739A Frame memory and method for recording frame image signal in SDRAM |
| 05/27/1997 | US5634106 Power saving system and method for refreshing a computer memory by switching between interval refresh and self-refresh operations |
| 05/27/1997 | US5634105 Semiconductor memory device to interface control signals for a DRAM to a SRAM |
| 05/27/1997 | US5634042 Data transfer apparatus that compensates for differential signal delays |
| 05/27/1997 | US5634030 Semiconductor memory device for incrementing address at high speed in burst access |
| 05/27/1997 | US5633834 Synchronization device for output stages, particularly for electronic memories |
| 05/27/1997 | US5633831 Semiconductor memory device having self-refreshing function |
| 05/27/1997 | US5633828 Circuitry and methodology to test single bit failures of integrated circuit memory devices |
| 05/27/1997 | US5633827 Semiconductor integrated circuit device allowing change of product specification and chip screening method therewith |
| 05/27/1997 | US5633826 Semiconductor memory wherein a signal selectively substitutes a redundant memory cell link for a faulty ordinary memory cell link |
| 05/27/1997 | US5633825 Voltage generating circuit in semiconductor integrated circuit |
| 05/27/1997 | US5633821 Nonvolatile memory device |
| 05/27/1997 | US5633178 Method of making volatile memory cell with interface charge traps |
| 05/22/1997 | WO1997018564A1 Low voltage dynamic memory |
| 05/21/1997 | EP0774788A1 A PMOS flash memory cell capable of multi-level threshold voltage storage |
| 05/21/1997 | EP0774759A1 Reference cells track charge leakage |
| 05/21/1997 | EP0774758A2 Memory architecture using content addressable memory, and systems and methods using the same |
| 05/21/1997 | EP0774757A2 Precharge circuit for a semiconductor memory device |
| 05/21/1997 | CN1150494A Reading circuit for flash memory with multilevel cells |
| 05/21/1997 | CN1150493A Dynamic single to multiple bit per cell memory |
| 05/21/1997 | CN1150492A Bit map addressing schemes for flash memory |
| 05/21/1997 | CN1150486A High precision voltage regulation circuit for programming multievel flash memory |
| 05/21/1997 | CN1150335A Semiconductor integrated circuit device |
| 05/20/1997 | US5631941 Register circuit |
| 05/20/1997 | US5631873 Semiconductor memory |
| 05/20/1997 | US5631872 Low power consumption semiconductor dynamic random access memory device by reusing residual electric charge on bit line pairs |
| 05/20/1997 | US5631871 System for selecting one of a plurality of memory banks for use in an active cycle and all other banks for an inactive precharge cycle |
| 05/20/1997 | US5631870 Semiconductor memory |
| 05/20/1997 | US5631867 Semiconductor storage device requiring short time for program voltage to rise |
| 05/20/1997 | US5631866 Semiconductor memory device |
| 05/20/1997 | US5631865 Data outputting circuit for semiconductor memory device |
| 05/20/1997 | US5631863 Random access memory cell resistant to radiation induced upsets |
| 05/20/1997 | US5631672 Self-timed real-time data transfer in video-RAM |
| 05/20/1997 | US5631579 Output buffer circuit for interfacing semiconductor integrated circuits operating on different supply voltages |
| 05/20/1997 | US5631577 Synchronous dual port RAM |
| 05/20/1997 | US5631547 Power-supply-voltage reduction device, semiconductor integrated circuit device including the reduction device and method of producing electronic device including such devices |
| 05/20/1997 | US5631183 Method of reducing word line resistance of a semiconductor memory |
| 05/18/1997 | CA2163147A1 Low-power bicmos/ecl sram |
| 05/15/1997 | WO1997017658A1 Information processing unit, information processing structure unit, information processing structure, memory structure unit and semiconductor memory device |
| 05/15/1997 | DE19647135A1 Ultra-high integrated DRAM |
| 05/15/1997 | DE19646198A1 Semiconductor charge pump circuit |
| 05/15/1997 | DE19625668A1 Semiconductor memory device, e.g. DRAM |
| 05/14/1997 | EP0773551A2 High-speed, low current magnetoresistive memory device |