| Patents for G06F 12 - Accessing, addressing or allocating within memory systems or architectures (152,539) |
|---|
| 03/08/1994 | US5293607 Digital system |
| 03/08/1994 | US5293605 Apparatus to supplement cache controller functionality in a memory store and a cache memory |
| 03/08/1994 | US5293604 Memory access control device having bank access checking circuits smaller in number than memory modules |
| 03/08/1994 | US5293603 Cache subsystem for microprocessor based computer system with synchronous and asynchronous data path |
| 03/08/1994 | US5293602 Multiprocessor computer system with dedicated synchronizing cache |
| 03/08/1994 | US5293600 Counter and flux bit locking for very fast shared serialization of shared data objects |
| 03/08/1994 | US5293599 Process for partially swapping real storage areas used by a program between a real storage and an auxiliary storage |
| 03/08/1994 | US5293597 Concurrent context memory management unit |
| 03/08/1994 | US5293596 Multidimensional address generator and a system for controlling the generator |
| 03/08/1994 | US5293595 Paging system using extension tables for conflict resolution |
| 03/08/1994 | US5293594 Data processing system having a plurality of register groups and a logical or circuit for addressing one register of one of the register groups |
| 03/08/1994 | US5293593 Method and apparatus for the mapping of physically non-contiguous memory fragments to be linearly addressable |
| 03/08/1994 | US5293591 Processing system including memory selection of multiple memories and method in an interrupt environment |
| 03/08/1994 | US5293496 Inhibit write apparatus and method for preventing bus lockout |
| 03/08/1994 | US5293493 Preemption control for central processor with cache |
| 03/08/1994 | US5293489 Circuit arrangement capable of centralizing control of a switching network |
| 03/08/1994 | US5293483 Combined image and control data image memory device |
| 03/08/1994 | US5293424 Secure memory card |
| 03/03/1994 | DE4328753A1 Chip card with checking process for personal identification number - has comparison process of PIN number related to identification of voltage supply condition detected by on chip unit |
| 03/03/1994 | DE4307564A1 Memory access control with generator of address, control etc. signals - has programming device of memory signal time mode, responding to given time control signals |
| 03/02/1994 | EP0585149A1 Memory words managing circuit |
| 03/02/1994 | EP0585117A1 Method and system for maintaining cache coherency in a multi-master computer system |
| 03/02/1994 | EP0585073A2 Automatically changing text characteristics by repositioning word images |
| 03/02/1994 | EP0584269A1 User interface system having programmable user interface elements |
| 03/02/1994 | EP0370529B1 Microcomputer having EEPROM |
| 03/01/1994 | US5291596 Data management method and system with management table indicating right of use |
| 03/01/1994 | US5291594 Commit processing system which provides a list of sites to each site to allow for direct communication between participation sites and the transaction generation site |
| 03/01/1994 | US5291593 System for persistent and delayed allocation object reference in an object oriented environment |
| 03/01/1994 | US5291498 Error detecting method and apparatus for computer memory having multi-bit output memory circuits |
| 03/01/1994 | US5291494 Method of handling errors in software |
| 03/01/1994 | US5291456 Data storage control device |
| 03/01/1994 | US5291442 Method and apparatus for dynamic cache line sectoring in multiprocessor systems |
| 03/01/1994 | US5291188 In a computer system |
| 03/01/1994 | CA1327407C Method for providing an object activity history |
| 02/25/1994 | CA2100631A1 Method for remotely overriding of program or file access passwords from a telephone instrument |
| 02/23/1994 | EP0583559A1 Finding token sequences in a database of token strings |
| 02/23/1994 | EP0541683B1 Reduction processor |
| 02/23/1994 | CN2157581Y Data protector for high reliable random memory |
| 02/23/1994 | CN1082737A Data encryption device for hard disk |
| 02/22/1994 | US5289588 Interlock acquisition for critical code section execution in a shared memory common-bus individually cached multiprocessor system |
| 02/22/1994 | US5289585 Multiprocessor system having a system bus for the coupling of several processing units with appertaining private cache memories and a common main memory |
| 02/22/1994 | US5289584 Memory system with FIFO data input |
| 02/22/1994 | US5289581 Disk driver with lookahead cache |
| 02/22/1994 | US5289477 Personal computer wherein ECC and partly error checking can be selectively chosen for memory elements installed in the system, memory elements enabling selective choice of error checking, and method |
| 02/22/1994 | US5289470 Flexible scheme for buffer space allocation in networking devices |
| 02/22/1994 | US5289414 Comparator |
| 02/22/1994 | US5289377 Fault-tolerant solid-state flight data recorder |
| 02/22/1994 | US5289279 Video signal data recoding method for standard memory components and apparatus for perfomring the method |
| 02/17/1994 | WO1994003901A1 Fault-tolerant, high-speed bus system and bus interface for wafer-scale integration |
| 02/17/1994 | WO1994003859A1 Apparatus and method for providing network security |
| 02/17/1994 | WO1994003856A1 Column-associative cache |
| 02/17/1994 | CA2118940A1 Apparatus and method for providing network security |
| 02/16/1994 | EP0583140A1 System for seamless processing of encrypted and non-encrypted data and instructions |
| 02/16/1994 | EP0583108A2 Entity-relation database |
| 02/16/1994 | EP0583053A1 Graphical database access |
| 02/16/1994 | EP0582666A1 Method and apparatus for buffering data within stations of a communication network |
| 02/16/1994 | EP0582635A1 Method for increasing the speed of data processing in a computer system |
| 02/16/1994 | EP0357685B1 Method and apparatus for assuring adequate access to system resources by processors in a multiprocessor computer system |
| 02/15/1994 | US5287537 Distributed processing system having plural computers each using identical retaining information to identify another computer for executing a received command |
| 02/15/1994 | US5287531 Daisy-chained serial shift register for determining configuration of removable circuit boards in a computer system |
| 02/15/1994 | US5287527 Logical signal output drivers for integrated circuit interconnection |
| 02/15/1994 | US5287512 Computer memory system and method for cleaning data elements |
| 02/15/1994 | US5287508 Method and apparatus for efficient scheduling in a multiprocessor system |
| 02/15/1994 | US5287507 Method and apparatus for portable object handles that use local caches |
| 02/15/1994 | US5287504 File alteration monitor for computer operating and file management system |
| 02/15/1994 | US5287503 System having control registers coupled to a bus whereby addresses on the bus select a control register and a function to be performed on the control register |
| 02/15/1994 | US5287500 System for allocating storage spaces based upon required and optional service attributes having assigned piorities |
| 02/15/1994 | US5287499 Methods and apparatus for information storage and retrieval utilizing a method of hashing and different collision avoidance schemes depending upon clustering in the hash table |
| 02/15/1994 | US5287496 In a data processing system |
| 02/15/1994 | US5287493 Database interactive prompted query system having named database tables linked together by a user through join statements |
| 02/15/1994 | US5287487 Predictive caching method and apparatus for generating a predicted address for a frame buffer |
| 02/15/1994 | US5287484 Multi-processor system for invalidating hierarchical cache |
| 02/15/1994 | US5287482 Input/output cache |
| 02/15/1994 | US5287481 Automatic cache flush with readable and writable cache tag memory |
| 02/15/1994 | US5287480 Cache memory for independent parallel accessing by a plurality of processors |
| 02/15/1994 | US5287477 Memory-resource-driven arbitration |
| 02/15/1994 | US5287476 Personal computer system with storage controller controlling data transfer |
| 02/15/1994 | US5287475 Data processing apparatus operable in extended or unextended virtual address spaces without software modification |
| 02/15/1994 | US5287474 System for clearing a memory of a virtual machine |
| 02/15/1994 | US5287473 Non-blocking serialization for removing data from a shared cache |
| 02/15/1994 | US5287470 Apparatus and method for coupling a multi-lead output bus to interleaved memories, which are addressable in normal and block-write modes |
| 02/15/1994 | US5287465 Parallel processing apparatus and method capable of switching parallel and successive processing modes |
| 02/15/1994 | US5287407 Computer software protection |
| 02/15/1994 | US5287324 Multiport DRAM |
| 02/15/1994 | US5287322 Integrated circuit dual-port memory device having reduced capacitance |
| 02/15/1994 | US5287309 High-speed stack memory |
| 02/15/1994 | US5286962 IC card for prevention of fraudulent use |
| 02/15/1994 | CA1327083C Reliable database administration arrangement |
| 02/09/1994 | EP0582378A1 A system and method for controlling data storage |
| 02/09/1994 | EP0582370A2 Disk drive controller with a posted write cache memory |
| 02/09/1994 | EP0581951A1 Cache snoop reduction and latency prevention apparatus |
| 02/09/1994 | CN1081777A Improved external memory access control for a processing unit |
| 02/08/1994 | US5285528 Data structures and algorithms for managing lock states of addressable element ranges |
| 02/08/1994 | US5285527 Predictive historical cache memory |
| 02/08/1994 | US5285415 Data counting memory card and reader |
| 02/08/1994 | US5285323 Integrated circuit chip having primary and secondary random access memories for a hierarchical cache |
| 02/08/1994 | CA2024433C Main memory control system |
| 02/03/1994 | WO1994002913A1 Equipment which includes electronics |
| 02/03/1994 | WO1994002898A1 Computer method and system for allocating and freeing memory |
| 02/03/1994 | WO1994002897A1 Method for the dynamic management of a free store in a computer, the free store being designed for subdivision into at least two logic zones with different access characteristics |