| Patents for G06F 12 - Accessing, addressing or allocating within memory systems or architectures (152,539) |
|---|
| 01/26/1995 | WO1995002864A1 Method and structure for evaluating and enhancing the performance of cache memory systems |
| 01/26/1995 | WO1995002861A1 Data processing system with reduced look-up table for a function with non-uniform resolution |
| 01/26/1995 | CA2167307A1 Method and structure for evaluating and enhancing the performance of cache memory systems |
| 01/25/1995 | EP0635839A2 Video memory |
| 01/25/1995 | EP0635818A1 Method and apparatus for efficient transfer of data to memory |
| 01/25/1995 | EP0635817A2 A synchronous dynamic memory |
| 01/25/1995 | EP0635816A2 A system including a synchronous DRAM |
| 01/25/1995 | EP0635790A1 Client/server based secure timekeeping system |
| 01/25/1995 | EP0635786A1 Device for storing data |
| 01/25/1995 | EP0635782A1 Method and system for address access |
| 01/25/1995 | EP0635149A1 Method and apparatus for storing and retrieving multi-dimensional data in computer memory |
| 01/24/1995 | US5384749 Circuit for the management of memory words |
| 01/24/1995 | US5384697 Networked facilities management system with balanced differential analog control outputs |
| 01/24/1995 | US5384581 Image processing apparatus |
| 01/19/1995 | WO1995002293A1 A method of detecting changes to a collection of digital signals |
| 01/19/1995 | WO1995002248A1 Memory buffer having selective flush capability |
| 01/19/1995 | WO1995002223A1 Memory control device for an assay apparatus |
| 01/19/1995 | WO1995002222A1 Database structures |
| 01/19/1995 | WO1995002218A1 Data management using nested records and code points |
| 01/19/1995 | DE4420451A1 Inhibiting (blocking) mechanism for a CHECK-IN/CHECK-OUT model |
| 01/19/1995 | CA2166804A1 Memory control device for an assay apparatus |
| 01/18/1995 | EP0634725A1 Processor-network |
| 01/18/1995 | EP0634721A1 Method and circuit for translation of virtual addresses in data processing systems |
| 01/18/1995 | EP0634720A1 Method and circuit for accelerating execution of array processing instruction in data processing system |
| 01/17/1995 | US5383205 Semiconductor memory device having an error correction circuit and an error correction method of data in a semiconductor memory device |
| 01/17/1995 | US5383155 Data output latch control circuit and process for semiconductor memory system |
| 01/17/1995 | US5383154 Memory circuit capable of executing a bit manipulation at a high speed |
| 01/17/1995 | US5383148 Single in-line memory module |
| 01/17/1995 | US5383146 Memory with CAM and RAM partitions |
| 01/12/1995 | WO1995001618A1 Device for resetting a blocked pin or a blocked password |
| 01/12/1995 | WO1995001605A2 Method and system for the link tracking of objects |
| 01/12/1995 | WO1995001600A1 Predictive disk cache system |
| 01/12/1995 | DE4422786A1 Memory system |
| 01/11/1995 | EP0633538A2 Relational database management system |
| 01/11/1995 | EP0633531A1 Memory management system and method |
| 01/11/1995 | EP0632913A1 Fiber optic memory coupling system |
| 01/10/1995 | US5381553 Signal processing apparatus for performing high speed arithmetic operations and having a power consumption reduction feature |
| 01/10/1995 | US5381549 Information processing apparatus |
| 01/10/1995 | US5381545 Data backup and recovery in a data processing system |
| 01/10/1995 | US5381544 Copyback memory system and cache memory controller which permits access while error recovery operations are performed |
| 01/10/1995 | US5381539 System and method for dynamically controlling cache management |
| 01/10/1995 | US5381537 Large logical addressing method and means |
| 01/10/1995 | US5381533 Dynamic flow instruction cache memory organized around trace segments independent of virtual address line |
| 01/10/1995 | US5381528 Demand allocation of read/write buffer partitions favoring sequential read cache |
| 01/10/1995 | US5381418 For verifying correct operation of storage device |
| 01/10/1995 | US5381360 Modulo arithmetic addressing circuit |
| 01/10/1995 | CA2031506C Protection system for a memory cartridge |
| 01/07/1995 | CA2127081A1 Processor interface chip for dual-microprocessor processor system |
| 01/05/1995 | WO1995001027A1 New d2b device address initialisation by majority vote |
| 01/05/1995 | WO1995001026A1 New d2b device address initialisation starts with previous address |
| 01/05/1995 | WO1995001025A1 New d2b device address initialisation by use of default address |
| 01/05/1995 | WO1995000910A1 Computer network with reliable and efficient removable media services |
| 01/05/1995 | WO1995000907A1 A method of attaining data access in a primary memory based database |
| 01/05/1995 | WO1994025914A3 Symmetric multiprocessing system with unified environment and distributed system functions |
| 01/05/1995 | DE4422189A1 Semiconductor-memory control unit |
| 01/05/1995 | CA2166194A1 Computer network with reliable and efficient removable media services |
| 01/05/1995 | CA2165774A1 A method of attaining data access in a primary memory based database |
| 01/04/1995 | EP0632671A2 Method and apparatus for reserving system resources to ensure quality of service |
| 01/04/1995 | EP0632562A2 Power regulation for redundant battery supplies |
| 01/04/1995 | EP0632458A2 Parallel data outputting storage circuit |
| 01/04/1995 | EP0632397A2 Book data service system with data delivery by broadcasting |
| 01/04/1995 | EP0632389A1 Cache tag memory |
| 01/04/1995 | EP0632388A1 Processor system particularly for image processing comprising a variable scize memory bus |
| 01/04/1995 | EP0632376A2 Encoding and rebuilding the data content of up to two unavailable DASDs in a DASD array |
| 01/04/1995 | EP0632367A1 Meta-data structure and handling |
| 01/04/1995 | EP0632366A1 Storage of file data on disk in multiple representations |
| 01/04/1995 | EP0632365A2 Modified buddy system for managing disk space |
| 01/04/1995 | EP0632364A1 Efficient storage of object in a file system |
| 01/04/1995 | EP0440662B1 System bus having multiplexed command/id and data |
| 01/04/1995 | EP0425550B1 Memory control unit |
| 01/03/1995 | US5379444 Array of one-bit processors each having only one bit of memory |
| 01/03/1995 | US5379443 Microprocessor providing encoded information on byte enable lines indicating whether reading code or data, location of code/data on data lines, and bit width of code/data |
| 01/03/1995 | US5379436 Apparatus and method for responding to abnormal manipulations of an information processing system |
| 01/03/1995 | US5379435 Apparatus for providing continuity of operation in a computer |
| 01/03/1995 | US5379433 Protection against unauthorized use of software recorded on recording medium |
| 01/03/1995 | US5379424 Distributed database management system for retrieving data files from databases selected based upon retrieval time |
| 01/03/1995 | US5379419 Methods and apparatus for accesssing non-relational data files using relational queries |
| 01/03/1995 | US5379417 System and method for ensuring write data integrity in a redundant array data storage system |
| 01/03/1995 | US5379415 Fault tolerant memory system |
| 01/03/1995 | US5379412 Method and system for dynamic allocation of buffer storage space during backup copying |
| 01/03/1995 | US5379411 Fault indication in a storage device array |
| 01/03/1995 | US5379402 Data processing device for preventing inconsistency of data stored in main memory and cache memory |
| 01/03/1995 | US5379401 Flash memory card including circuitry for selectively providing masked and unmasked ready/busy output signals |
| 01/03/1995 | US5379398 Method and system for concurrent access during backup copying of data |
| 01/03/1995 | US5379396 Write ordering for microprocessor depending on cache hit and write buffer content |
| 01/03/1995 | US5379394 Microprocessor with two groups of internal buses |
| 01/03/1995 | US5379393 Cache memory system for vector processing |
| 01/03/1995 | US5379392 Method of and apparatus for rapidly loading addressing registers |
| 01/03/1995 | US5379391 Method and apparatus to access data records in a cache memory by multiple virtual addresses |
| 01/03/1995 | US5379387 Arithmetic unit for structure arithmetic |
| 01/03/1995 | US5379379 Memory control unit with selective execution of queued read and write requests |
| 01/03/1995 | US5379262 Nonvolatile semiconductor memory device |
| 01/03/1995 | US5379212 In a voting system |
| 12/31/1994 | CA2126173A1 Method and apparatus for efficient transfer of data to memory |
| 12/28/1994 | EP0631284A1 Protection circuit for devices comprising nonvolatile memories |
| 12/28/1994 | EP0631238A1 Method and apparatus for pseudo-aligned transfers of data to memory |
| 12/28/1994 | EP0631236A1 A bus-master computer system and method |
| 12/28/1994 | EP0631233A2 Failure recovery for a distributed processing shared resource control |
| 12/28/1994 | EP0631229A2 Method and system of storing and restoring object persistent attribute data |
| 12/28/1994 | EP0630499A1 High-performance non-volatile ram protected write cache accelerator system |