| Patents for H01L 27 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate (229,248) |
|---|
| 07/25/2000 | US6094089 Current limiting receiver with impedance/load matching for a powered down receiver chip |
| 07/25/2000 | US6094072 Methods and apparatus for bipolar elimination in silicon-on-insulator (SOI) domino circuits |
| 07/25/2000 | US6094068 CMOS logic circuit and method of driving the same |
| 07/25/2000 | US6094067 Output buffer circuit |
| 07/25/2000 | US6093963 Dual landing pad structure including dielectric pocket |
| 07/25/2000 | US6093954 Semiconductor device having variable delay circuit having multi-layered semiconductor structure |
| 07/25/2000 | US6093950 Semiconductor device having various threshold voltages and manufacturing same |
| 07/25/2000 | US6093946 EEPROM cell with field-edgeless tunnel window using shallow trench isolation process |
| 07/25/2000 | US6093943 Semiconductor device and method of producing the same |
| 07/25/2000 | US6093937 Semiconductor thin film, semiconductor device and manufacturing method thereof |
| 07/25/2000 | US6093936 Integrated circuit with isolation of field oxidation by noble gas implantation |
| 07/25/2000 | US6093934 Thin film transistor having grain boundaries with segregated oxygen and halogen elements |
| 07/25/2000 | US6093933 Method and apparatus for fabricating electronic device |
| 07/25/2000 | US6093650 Method for fully planarized conductive line for a stack gate |
| 07/25/2000 | US6093641 Method for fabricating semiconductor device with an increased process tolerance |
| 07/25/2000 | US6093626 Buried contact method to release plasma-included charging damage on device |
| 07/25/2000 | US6093624 Method of providing a gettering scheme in the manufacture of silicon-on-insulator (SOI) integrated circuits |
| 07/25/2000 | US6093623 Methods for making silicon-on-insulator structures |
| 07/25/2000 | US6093620 Method of fabricating integrated circuits with oxidized isolation |
| 07/25/2000 | US6093614 Memory cell structure and fabrication |
| 07/25/2000 | US6093605 Method of manufacturing a nonvolatile memory device having a program-assist plate |
| 07/25/2000 | US6093604 Method of manufacturing a flash memory device |
| 07/25/2000 | US6093603 Fabricating semiconductor memory devices with improved cell isolation |
| 07/25/2000 | US6093602 Method to form polycide local interconnects between narrowly-spaced features while eliminating stringers |
| 07/25/2000 | US6093600 Method of fabricating a dynamic random-access memory device |
| 07/25/2000 | US6093599 Method of manufacturing inductor device on a silicon substrate thereof |
| 07/25/2000 | US6093598 Process for exactly transferring latent images in photo-resist layer nonuniform in thickness in fabrication of semiconductor integrated circuit device |
| 07/25/2000 | US6093597 SRAM having P-channel TFT as load element with less series-connected high resistance |
| 07/25/2000 | US6093596 Method of making a resistor, method of making a diode, and SRAM circuitry and other integrated circuitry |
| 07/25/2000 | US6093592 Method of manufacturing a semiconductor apparatus having a silicon-on-insulator structure |
| 07/25/2000 | US6093586 Method of manufacturing a semiconductor device and a process of manufacturing a thin film transistor |
| 07/25/2000 | US6093585 High voltage tolerant thin film transistor |
| 07/25/2000 | US6093582 Method of forming a charge coupled device with stripe layers corresponding to CCD regions |
| 07/25/2000 | US6093580 Photosensitive imager contact |
| 07/25/2000 | US6093331 Backside silicon removal for face down chip analysis |
| 07/25/2000 | US6093243 Semiconductor device and its fabricating method |
| 07/25/2000 | US6093214 Standard cell integrated circuit layout definition having functionally uncommitted base cells |
| 07/20/2000 | WO2000042660A1 Ferroelectric memory with ferroelectric thin film and method of fabrication |
| 07/20/2000 | WO2000042659A2 System and method for esd protection |
| 07/20/2000 | WO2000042658A1 Esd protective transistor |
| 07/20/2000 | WO2000042657A1 Electronic component and use of a protective structure contained therein |
| 07/20/2000 | WO2000042645A1 Low temperature process for fabricating layered superlattice materials and making electronic devices including same |
| 07/20/2000 | WO2000042643A1 Ferroelectric device with capping layer and method of making same |
| 07/20/2000 | WO2000042614A1 Read/write architecture for a mram |
| 07/20/2000 | WO2000042483A1 Low threshold mos two phase negative charge pump |
| 07/20/2000 | WO2000042231A2 Polycrystalline silicon germanium films for forming micro-electromechanical systems |
| 07/20/2000 | WO2000041893A1 Thermal transfer element and process for forming organic electroluminescent devices |
| 07/20/2000 | WO2000041892A1 Thermal transfer element for forming multilayer devices |
| 07/20/2000 | WO2000041459A2 Semiconductor element with a tungsten oxide layer and method for its production |
| 07/20/2000 | WO2000019510A3 Elevated channel mosfet |
| 07/20/2000 | WO1999053529A3 Modification of polymer optoelectronic properties after film formation impurity addition or removal |
| 07/20/2000 | DE19936777A1 Electronic circuit system for improved signal transmission efficiency has looped macro circuits that forward signals not designated for them, and accept signals that are designated for them |
| 07/20/2000 | DE19901540A1 Verfahren zur Feinabstimmung eines passiven, elektronischen Bauelementes A method for fine tuning of a passive electronic component |
| 07/20/2000 | DE10006422A1 Mini power inductors with flat coils fitted on substrate, such as semiconductors or insulators |
| 07/20/2000 | DE10000624A1 Double gate MOST production suppresses n-MOS dopant depletion and p-MOS boron penetration and minimizes outwards diffusion of injected gate electrode impurities |
| 07/19/2000 | EP1020934A2 Laser processing of a thin film |
| 07/19/2000 | EP1020928A1 Thin film capacitor including an anchored metal plug |
| 07/19/2000 | EP1020927A1 Thin film capacitor comprising a barrier layer between a tantalum pentoxide layer and a copper layer |
| 07/19/2000 | EP1020926A2 Split gate memory cell |
| 07/19/2000 | EP1020925A2 Semiconductor storage device and method of driving the same |
| 07/19/2000 | EP1020924A2 A semiconductor component for transient voltage limiting |
| 07/19/2000 | EP1020920A2 Semiconductor device having a driver TFT and a pixel TFT on a common substrate and manufacturing method thereof |
| 07/19/2000 | EP1020919A2 Stacked capacitor DRAM cell |
| 07/19/2000 | EP1020918A2 DRAM capacitor and method of making the same |
| 07/19/2000 | EP1020917A2 Semiconductor device and a process for producing same |
| 07/19/2000 | EP1020907A1 Periphery barrier structure for integrated circuits |
| 07/19/2000 | EP1020906A2 DRAM capacitor and method of making the same |
| 07/19/2000 | EP1020905A1 Integrated circuit device having dual damascene interconnect structure and metal electrode capacitor and associated method for making |
| 07/19/2000 | EP1020902A2 Method of fabricating a split gate memory cell |
| 07/19/2000 | EP1020901A2 Method for making an integrated circuit capacitor including tantalum pentoxide |
| 07/19/2000 | EP1020896A1 Integrated circuit device with composite oxide dielectric |
| 07/19/2000 | EP1020895A2 Integrated circuit capacitor |
| 07/19/2000 | EP1020248A2 Post-treatment method for passive electronic components |
| 07/19/2000 | EP1019967A1 Semiconductor power component with enhanced latch-up resistance |
| 07/19/2000 | EP1019965A1 Field-effect transistor with high packing density and method for the production thereof |
| 07/19/2000 | EP1019964A1 Integrated circuit with semiconductor comprising a structure for protection against electrostatic discharges |
| 07/19/2000 | EP1019963A1 Protective circuit |
| 07/19/2000 | EP1019957A1 Product comprised of a silicon-containing functional layer and an insulating layer of silicon dioxide, and production |
| 07/19/2000 | EP1019931A1 Communication module having selectively programmable exterior surface |
| 07/19/2000 | EP1019914A1 Nand-type floating gate memory device with dual source side select transistors and programming method |
| 07/19/2000 | EP1019913A1 Memory cell arrangement |
| 07/19/2000 | EP0826243A4 Electrostatic discharge protection for an array of macro cells |
| 07/19/2000 | CN1260906A Substrate for high frequency integrated circuit |
| 07/19/2000 | CN1260597A Insulator-base silicon thick-oxide structure and mfg. method thereof |
| 07/19/2000 | CN1260593A Non-volatile semiconductor memory |
| 07/19/2000 | CN1260592A Semiconductor device and mfg. method thereof |
| 07/19/2000 | CN1260587A Method for reducing peripheral contacted window height-width ratio of random access memory unit |
| 07/19/2000 | CN1260585A Method for manufacturing semiconductor device |
| 07/19/2000 | CN1054704C Light-emitting diode array and method for fabricating same |
| 07/19/2000 | CN1054703C Static induction device |
| 07/19/2000 | CN1054702C Method for producing semiconductor device capacitor |
| 07/18/2000 | US6092211 Integrated circuit for supplying a clock signal and method for constructing the same |
| 07/18/2000 | US6091793 Solid-state photographic device having a charge storage element for simultaneous shutter action |
| 07/18/2000 | US6091657 Integrated circuit having protection of low voltage devices |
| 07/18/2000 | US6091656 Semiconductor integrated circuit device having a hierarchical power source configuration |
| 07/18/2000 | US6091655 Semiconductor memory |
| 07/18/2000 | US6091651 Semiconductor memory device with improved test efficiency |
| 07/18/2000 | US6091648 Voltage generating circuit for semiconductor integrated circuit device |
| 07/18/2000 | US6091647 Semiconductor memory device including an SOI substrate |
| 07/18/2000 | US6091644 Structure of a channel write/erase flash memory cell |