Patents for G06F 13 - Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units (158,002) |
---|
03/01/1995 | EP0640927A1 Improvements in and relating to local area network adaptors |
03/01/1995 | EP0640926A1 Priority encoder |
03/01/1995 | EP0640925A1 Data processing system having serial interface |
03/01/1995 | EP0640229A1 Enhanced parallel port. |
03/01/1995 | EP0620933A4 Reconfigureable interface between a computer and peripheral devices. |
03/01/1995 | EP0551494A4 Intelligent hardware for automatically reading and writing multiple sectors of data between a computer bus and a disk drive |
03/01/1995 | CN1099492A Processor interface chip for dual-microprocessor processor system |
02/28/1995 | US5394556 In a computer system |
02/28/1995 | US5394541 Programmable memory timing method and apparatus for programmably generating generic and then type specific memory timing signals |
02/28/1995 | US5394538 Memory selection circuit for selecting one of various memory areas in a memory unit based on the capacity and the starting address of each area |
02/28/1995 | US5394528 Data processor with bus-sizing function |
02/28/1995 | US5394522 Selecting and locating graphical icon objects to define and configure the workstations in data processing networks |
02/28/1995 | US5394399 Communication control system |
02/28/1995 | US5394259 Modulation/demodulation apparatus and information processing apparatus |
02/23/1995 | WO1995005636A1 Communication bus system and station for use in such system |
02/23/1995 | WO1995005635A1 Multiple-port shared memory interface and associated method |
02/23/1995 | WO1995005632A2 On-line barcode printer with automatic communication parameter determining system |
02/22/1995 | EP0639918A1 CATV systems |
02/22/1995 | EP0639916A2 System and method for connection of multiple protocol terminals |
02/22/1995 | EP0446250A4 Control for a rotating media storage system |
02/22/1995 | EP0316251B1 Direct control facility for multiprocessor network |
02/22/1995 | CN1099168A Multimedia resource reservation system |
02/22/1995 | CN1099166A System and method for performing improved pseudo-random testing of systems having multi driver buses |
02/21/1995 | US5392441 Pump bus to avoid indeterminacy in reading variable bit field |
02/21/1995 | US5392436 Two level system bus arbitration having lower priority multiprocessor arbitration and higher priority in a single processor and a plurality of bus masters arbitration |
02/21/1995 | US5392435 Microcomputer having a system clock frequency that varies in dependence on the number of nested and held interrupts |
02/21/1995 | US5392434 Arbitration protocol system granting use of a shared resource to one of a plurality of resource users |
02/21/1995 | US5392429 Method of operating a multiprocessor computer to solve a set of simultaneous equations |
02/21/1995 | US5392422 Source synchronized metastable free bus |
02/21/1995 | US5392412 Data communication controller for use with a single-port data packet buffer |
02/21/1995 | US5392409 I/O execution method for a virtual machine system and system therefor |
02/21/1995 | US5392407 Computer system |
02/21/1995 | US5392406 DMA data path aligner and network adaptor utilizing same |
02/21/1995 | US5392404 Computer system |
02/21/1995 | US5392398 System and method for deallocation a first message independently of the deallocation of a second message in a bundle of messages |
02/21/1995 | US5392395 Image editing system for transmission network supervision |
02/21/1995 | US5392095 In an image forming apparatus |
02/21/1995 | US5392033 Priority generator for providing controllable guaranteed fairness in accessing a shared bus |
02/20/1995 | CA2130392A1 Catv systems |
02/16/1995 | WO1995004973A1 Computer architecture |
02/16/1995 | WO1995004970A1 Variable latency cut-through bridging |
02/16/1995 | WO1995004969A1 Decentralized telegraphic message processing system |
02/16/1995 | CA2168035A1 Variable latency cut-through bridging |
02/15/1995 | EP0639014A1 Access control method for a buffer store and apparatus for buffering data packets and switching node using said apparatus |
02/15/1995 | EP0638891A2 Data transfer control device |
02/15/1995 | EP0638863A1 Distributed data processing system having uniform load distribution |
02/15/1995 | EP0638860A2 Method and apparatus for validating travelling object-oriented programs with digital signatures |
02/15/1995 | EP0638186A1 Interactive advertising system for on-line terminals |
02/15/1995 | EP0439594B1 Device for interfacing a main processor bus connected to a main processor to a peripheral bus having a number of peripheral devices connected thereto |
02/15/1995 | CN1098840A TV communicating moniting system |
02/14/1995 | US5390321 General purpose parallel port interface |
02/14/1995 | US5390316 Multicomputer complex having a distributed shared memory system for providing a single system view from multiple consoles |
02/14/1995 | US5390301 Method and apparatus for communicating device-specific information between a device driver and an operating system in a computer system |
02/14/1995 | US5390299 System for using three different methods to report buffer memory occupancy information regarding fullness-related and/or packet discard-related information |
02/14/1995 | US5390256 Dynamic loader |
02/14/1995 | US5390170 Method and apparatus providing for bootstrapping of switches in an ATM network or the like |
02/14/1995 | US5390031 Control information format construction used in transmitting image information |
02/14/1995 | US5389950 Video game/flight simulator controller with single analog input to multiple discrete inputs |
02/09/1995 | WO1995004323A1 Digital communication unit monitoring |
02/09/1995 | WO1995004322A1 Network station with multiple network addresses |
02/09/1995 | WO1995004318A1 Computer interface device |
02/09/1995 | CA2433607A1 Multifunction network station with network addresses for functional units |
02/08/1995 | EP0637881A2 Programmable error-checking matrix for digital communication system |
02/08/1995 | EP0637796A2 Data transmitting and receiving method and apparatus therefor |
02/08/1995 | EP0637785A1 Coupling adaptor for connecting a circuit breaker to a bus |
02/08/1995 | EP0637784A1 Module with bus connector |
02/08/1995 | CN1098580A Method of permitting exchange of information between processes through communication device |
02/08/1995 | CN1098528A Parallel data transfer circuit |
02/08/1995 | CN1098527A System direct memory access (DMA) support logic for PCI based computer system |
02/07/1995 | USRE34850 Digital signal processor |
02/07/1995 | US5388255 System for updating local views from a global database using time stamps to determine when a change has occurred |
02/07/1995 | US5388250 Apparatus and method for guaranteeing strobe separation timing |
02/07/1995 | US5388246 Arrangement and method of controlling memory access requests in digital data processing system |
02/07/1995 | US5388245 Memory arbitration method and apparatus for multiple-cycle memory coprocessors employing a data cache unit and stack RAM |
02/07/1995 | US5388243 Data processing system |
02/07/1995 | US5388241 Asynchronous circuit for 2-cycle to 4-cycle handshake conversion |
02/07/1995 | US5388239 Operand address modification system |
02/07/1995 | US5388238 System and method for monitoring the validity of circulating pointers in a FIFO memory |
02/07/1995 | US5388237 Method of and apparatus for interleaving multiple-channel DMA operations |
02/07/1995 | US5388232 Method and system for providing successive data transfers among data processing units in a non-multiplexed asynchronous manner using unique pipelined arbitration, address, and data phase operations |
02/07/1995 | US5388231 Enhanced VMEbus protocol utilizing pseudosynchronous handshaking and block mode data transfer |
02/07/1995 | US5388230 Parallel processor having multi-processing units either connected or bypassed in either series or parallel by the use of bus switching |
02/07/1995 | US5388229 Data transmission system which prefetches data to be transferred |
02/07/1995 | US5388228 Computer system having dynamically programmable linear/fairness priority arbitration scheme |
02/07/1995 | US5388227 Transparent data bus sizing |
02/07/1995 | US5388225 Time-domain boundary bridge method and apparatus for asynchronous sequential machines |
02/07/1995 | US5388224 Processor identification mechanism for a multiprocessor system |
02/07/1995 | US5388223 1-bit token ring arbitration architecture |
02/07/1995 | US5388220 Parallel processing system and data transfer method which reduces bus contention by use of data relays having plurality of buffers |
02/07/1995 | US5388219 Efficient channel and control unit for host computer |
02/07/1995 | US5388218 Apparatus and method for supporting a transfer trapping discipline for a non-enabled peripheral unit within a computing system |
02/07/1995 | US5388217 Distributing system for multi-processor input and output using channel adapters |
02/07/1995 | US5388216 Circuit for controlling generation of an acknowledge signal and a busy signal in a centronics compatible parallel interface |
02/07/1995 | US5388215 Uncoupling a central processing unit from its associated hardware for interaction with data handling apparatus alien to the operating system controlling said unit and hardware |
02/07/1995 | US5388210 Programmable modular network interface for coupling a computer and a plurality of workstation consoles |
02/07/1995 | US5388097 System and method for bandwidth reservation for multimedia traffic in communication networks |
02/07/1995 | US5387911 Method and apparatus for transmitting and receiving both 8B/10B code and 10B/12B code in a switchable 8B/10B transmitter and receiver |
02/07/1995 | US5387904 Pager terminal device connectable to a host apparatus |
02/02/1995 | WO1995003683A1 Space-saving memory module |
02/02/1995 | WO1995003584A1 A scalar interrupt-acknowledgement system |