| Patents for G06F 12 - Accessing, addressing or allocating within memory systems or architectures (152,539) |
|---|
| 01/14/1993 | DE4220198A1 Wiederherstellungsprotokollieren bei vorliegen von schnappschuss-dateien durch ordnen des pufferspeicherladens Wiederherstellungsprotokollieren at present of snapshot-Files by order of the cache store |
| 01/14/1993 | DE4220196A1 Error correction system for semiconductor memory - uses syndrome signal to provide correction signal for each stored data group |
| 01/13/1993 | EP0522780A2 Control method for a computer memory device |
| 01/13/1993 | EP0522696A1 Computer having memory including presence detect information |
| 01/13/1993 | EP0522582A2 Memory sharing for communication between processors |
| 01/13/1993 | EP0522363A2 System and method for efficiently indexing and storing large database with high-data insertion frequency |
| 01/13/1993 | EP0522224A1 High speed buffer management |
| 01/13/1993 | EP0414729A4 A file system for a plurality of storage classes |
| 01/13/1993 | CN1067981A Control information memory device of electronic instruments |
| 01/12/1993 | US5179713 Apparatus for allowing external control of local bus read using zero wait stats input of combined I/O and DRAM controller |
| 01/12/1993 | US5179702 System and method for controlling a highly parallel multiprocessor using an anarchy based scheduler for parallel execution thread scheduling |
| 01/12/1993 | US5179687 Semiconductor memory device containing a cache and an operation method thereof |
| 01/12/1993 | US5179686 Method for automatically detecting the size of a memory by performing a memory warp operation |
| 01/12/1993 | US5179682 Method and apparatus for improved current window cache with switchable address in, out, and local cache registers |
| 01/12/1993 | US5179681 Method and apparatus for current window cache with switchable address and out cache registers |
| 01/12/1993 | US5179680 Instruction storage and cache miss recovery in a high speed multiprocessing parallel processing apparatus |
| 01/12/1993 | US5179679 Apparatus and method for permitting reading of data from an external memory when data is stored in a write buffer in the event of a cache read miss |
| 01/12/1993 | US5179678 Address/control signal input circuit for a cache controller which clamps the address/control signals to predetermined logic level clamp signal is received |
| 01/12/1993 | US5179676 Address selection circuit including address counters for performing address selection |
| 01/12/1993 | US5179675 Data processing system with cache memory addressable by virtual and physical address |
| 01/12/1993 | US5179674 Method and apparatus for predicting valid performance of virtual-address to physical-address translations |
| 01/12/1993 | US5179660 System for reducing communications overhead in distributed database transactions by serializing in order related requests into single transmission message and receiving transmission response |
| 01/12/1993 | US5179349 Start coincidence circuit of asynchronous signals |
| 01/12/1993 | CA1312675C Virtual lookaside facility |
| 01/07/1993 | WO1993000682A1 Bookkeeping memory |
| 01/07/1993 | WO1993000639A1 Multiprocessor array |
| 01/07/1993 | WO1993000635A1 Data storage management systems |
| 01/07/1993 | WO1993000628A1 Multiprocessor distributed initialization and self-test system |
| 01/07/1993 | EP0521684A2 Method and apparatus for providing shared off-screen memory |
| 01/07/1993 | EP0521630A2 DASD array hierarchies |
| 01/07/1993 | DE4221123A1 Steuerinformations-speichereinheit in einem elektronischen instrument Control information storage unit in an electronic instrument |
| 01/05/1993 | US5177744 Method and apparatus for error recovery in arrays |
| 01/05/1993 | CA1312386C Multi-access device |
| 12/30/1992 | EP0520836A2 Apparatus for simultaneous write access to a single bit memory |
| 12/30/1992 | EP0520709A2 A method for providing a security facility for remote systems management |
| 12/30/1992 | EP0520691A1 Method and apparatus for non-atomic level parity protection for storing data in random access memory |
| 12/30/1992 | EP0520676A2 Memory subsystem with error correction |
| 12/30/1992 | EP0520488A2 Method and apparatus for integrating a dynamic lexicon into a full-text information retrieval system |
| 12/30/1992 | EP0520425A2 Semiconductor memory device |
| 12/30/1992 | EP0520228A2 Data processing system with access protection |
| 12/29/1992 | WO1993000636A1 Translation buffer for virtual machines with address space match |
| 12/29/1992 | US5175859 Apparatus for disabling unused cache tag input/output pins during processor reset by sensing pull-down resistors connected to disabled pins |
| 12/29/1992 | US5175856 Computer with integrated hierarchical representation (ihr) of program wherein ihr file is available for debugging and optimizing during target execution |
| 12/29/1992 | US5175851 System and method for controlling client machine access to a portion of a file with a variable length |
| 12/29/1992 | US5175848 Method for copying linked data objects with selective copying of children objects and using a link table to record object linkages |
| 12/29/1992 | US5175840 Microcomputer having a PROM including data security and test circuitry |
| 12/29/1992 | US5175837 Synchronizing and processing of memory access operations in multiprocessor systems using a directory of lock bits |
| 12/29/1992 | US5175836 Automatic sizing memory system with multiplexed configuration signals at memory modules |
| 12/29/1992 | US5175835 Multi-mode DRAM controller |
| 12/29/1992 | US5175834 Swapping apparatus with reduced secondary storage based on frequency of use of page regions |
| 12/29/1992 | US5175833 Apparatus for determining relative position of a cache memory in a cache memory array |
| 12/29/1992 | US5175832 Modular memory employing varying number of imput shift register stages |
| 12/29/1992 | US5175830 Method for executing overlays in an expanded memory data processing system |
| 12/29/1992 | US5175826 Delayed cache write enable circuit for a dual bus microcomputer system with an 80386 and 82385 |
| 12/29/1992 | US5175822 Apparatus and method for assigning addresses to scsi supported peripheral devices |
| 12/29/1992 | US5175679 Control for electronic image processing systems |
| 12/29/1992 | CA1312145C Method to manage transfer of ownership of electronic document in an interactive information handling system |
| 12/29/1992 | CA1312142C Linkage mechanism for program isolation |
| 12/24/1992 | DE4215486A1 Speichereinrichtung Memory device |
| 12/23/1992 | WO1992022866A1 Structure and method for monitoring an internal cache |
| 12/23/1992 | WO1991003016A3 Distributed building of service request lists |
| 12/23/1992 | EP0519847A1 Data count memory card and reading apparatus |
| 12/23/1992 | EP0519694A2 Method for allocating off-screen display memory |
| 12/23/1992 | EP0519685A1 Address translation |
| 12/23/1992 | EP0518986A1 Data storage apparatus and method |
| 12/23/1992 | EP0451196A4 Computer system memory performance improvement apparatus |
| 12/22/1992 | US5173876 Electrically erasable and programmable non-volatile semiconductor memory device |
| 12/22/1992 | US5173872 Content addressable memory for microprocessor system |
| 12/22/1992 | CA2045258A1 System and method for a fast data write from a computer system to a storage system |
| 12/22/1992 | CA2045234A1 System and method for managing routine execution in a computer system |
| 12/22/1992 | CA2045224A1 Burst address sequence generator |
| 12/22/1992 | CA1311851C Hardware mechanism for automatically detecting hot-spot references and diverting same from memory traffic in a multiprocessor computer system |
| 12/18/1992 | WO1992022867A1 Improving computer performance by simulated cache associativity |
| 12/16/1992 | EP0518639A2 Lock management in a multi-system shared data environment |
| 12/16/1992 | EP0518603A2 Distributed sparing in DASD arrays |
| 12/16/1992 | EP0518575A1 Memory unit for data processing system |
| 12/16/1992 | EP0518479A2 Processing system including memory selection |
| 12/16/1992 | EP0518420A2 Computer system for concurrent processing of multiple out-of-order instructions |
| 12/16/1992 | EP0518367A1 System for determining pluggable memory characteristics |
| 12/16/1992 | EP0518311A2 File store method, file access method, and distributed processing system using such methods |
| 12/16/1992 | EP0518195A2 Method and system for exchanging information between application programs |
| 12/16/1992 | EP0517823A1 Data corrections applicable to redundant arrays of independent disks |
| 12/16/1992 | EP0517816A1 Non-volatile memory storage of write operation identifier in data storage device |
| 12/15/1992 | US5172379 For use in a data processing system |
| 12/10/1992 | WO1992022035A1 Cache subsystem for microprocessor based computer with asynchronous and synchronous data path |
| 12/10/1992 | WO1992022032A1 Storage protection utilizing public key control |
| 12/10/1992 | WO1992022031A1 Integrated cache sram |
| 12/10/1992 | DE4218003A1 Sekundaeres cache-speichersystem Secondary cache-memory system |
| 12/09/1992 | EP0517508A1 Storage controller for a personal computer |
| 12/09/1992 | EP0517429A2 CPU with integrated multiply/accumulate unit |
| 12/09/1992 | EP0517415A1 Personal computer with enhanced memory access and method |
| 12/09/1992 | EP0517406A2 Computer system for enabling a choice of errordetection technologies |
| 12/09/1992 | EP0517282A1 Register allocation in an information processing apparatus |
| 12/09/1992 | EP0517268A2 Method for load distribution in communication systems |
| 12/09/1992 | EP0516900A1 Data backup and recovery in a data processing system |
| 12/09/1992 | EP0516682A1 Method and apparatus for controlling access to and corruption of information in computer systems. |
| 12/09/1992 | CN1066929A Screen protective system for computer hard disc data |
| 12/08/1992 | US5170480 Concurrently applying redo records to backup database in a log sequence using single queue server per queue at a time |
| 12/08/1992 | US5170476 Data processor having a deferred cache load |
| 12/08/1992 | US5170473 Communication command control system between cpus |