Patents for G06F 13 - Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units (158,002) |
---|
04/13/1982 | US4325147 Asynchronous multiplex system |
04/13/1982 | US4325119 Process and apparatus employing microprogrammed control commands for transferring information between a control processor and communications channels |
04/13/1982 | US4325118 Instruction fetch circuitry for computers |
04/13/1982 | US4325116 Parallel storage access by multiprocessors |
04/07/1982 | EP0049160A2 Channel timing control in communication controller |
04/07/1982 | EP0049159A2 Bus interface in communication controller |
04/07/1982 | EP0049158A2 I/O data processing system |
04/07/1982 | EP0049157A2 Polling means for communication multiplexer |
04/07/1982 | EP0049045A2 A multi-master station, multi-channel digital communication system with channel selection provided at each terminal |
04/07/1982 | EP0048869A2 Multiprocessor system, particularly with a number of microprocessors |
04/07/1982 | EP0048781A1 Communication line adapter for a communication controller |
04/06/1982 | US4323967 Local bus interface for controlling information transfers between units in a central subsystem |
04/06/1982 | CA1121514A1 Programmable bus driver isolation |
04/06/1982 | CA1121481A1 Multiprocessor system |
04/01/1982 | WO1982001095A1 Processor interconnection system |
03/31/1982 | EP0048662A1 Coupler for removable electronic carriers |
03/31/1982 | EP0048586A2 Random access memory arrangements |
03/30/1982 | US4322794 Bus connection system |
03/30/1982 | US4322793 Communication controller transparently integrated into a host CPU |
03/30/1982 | US4322792 Common front-end control for a peripheral controller connected to a computer |
03/30/1982 | CA1121068A1 Microcontroller for disk files |
03/30/1982 | CA1121062A1 Data communications system in electrophotographic reproduction machine |
03/30/1982 | CA1121014A1 Method and apparatus for transaction and identity verification |
03/23/1982 | US4321669 Microcomputer network having several microcomputer modules which are coupled onto at least one system bus |
03/23/1982 | US4321665 Data processing system having centralized data alignment for I/O controllers |
03/23/1982 | CA1120563A1 Reconfigurable cluster of data-entry terminals |
03/16/1982 | US4320502 Distributed priority resolution system |
03/16/1982 | US4320467 Method and apparatus of bus arbitration using comparison of composite signals with device signals to determine device priority |
03/16/1982 | US4320457 Communication bus acquisition circuit |
03/16/1982 | US4320456 Control apparatus for virtual address translation unit |
03/16/1982 | US4320452 Digital bus and control circuitry for data routing and transmission |
03/16/1982 | US4320450 Protection apparatus for multiple processor systems |
03/16/1982 | CA1120123A1 Automatic data steering and data formatting mechanism |
03/10/1982 | EP0047128A2 An output buffer circuit |
03/10/1982 | EP0046781A1 Cached multiprocessor system with pipeline timing. |
03/09/1982 | US4319338 Industrial communications network with mastership determined by need |
03/09/1982 | US4319324 Double word fetch system |
03/09/1982 | US4319323 Communications device for data processing system |
03/09/1982 | US4319322 Method and apparatus for converting virtual addresses to real addresses |
03/09/1982 | CA1119731A1 Multibus processor for increasing execution speed using a pipeline effect |
03/03/1982 | EP0046486A2 Data processing apparatus |
03/02/1982 | US4318172 Store data buffer control system |
03/02/1982 | CA1119311A1 Das device command execution sequence |
03/02/1982 | CA1119310A1 Command pair to improve performance and device independence |
03/02/1982 | CA1119309A1 System for controlling a serial data channel with a microprocessor |
03/02/1982 | CA1119308A1 Command queuing for i/o adapters |
03/02/1982 | CA1119304A1 Apparatus and method for record reorientation following error detection in a data storage subsystem |
03/02/1982 | CA1119274A1 Communications processor |
03/02/1982 | CA1119273A1 Input/output data processing fault detection system |
03/02/1982 | CA1119272A1 Multiple-processor digital communication system |
02/24/1982 | EP0046203A1 Multiprocessor arrangement with a common bus |
02/23/1982 | CA1118903A1 Rack adapter for serially connected i/o interface racks |
02/23/1982 | CA1118864A1 Programmable communications subsystem |
02/16/1982 | US4316244 Memory apparatus for digital computer system |
02/16/1982 | CA1118529A1 Data processor input/output controller |
02/16/1982 | CA1118528A1 Firmware/hardware system for testing interface logic of a data processing system |
02/10/1982 | EP0045438A1 Control circuit for the peripheral units of a data processor |
02/09/1982 | US4315314 Priority vectored interrupt having means to supply branch address directly |
02/09/1982 | US4315310 Input/output data processing system |
02/09/1982 | US4315308 Interface between a microprocessor chip and peripheral subsystems |
02/05/1982 | EP0034634A4 Microcomputer arranged for direct memory access. |
02/04/1982 | WO1982000374A1 Input/output processor and method of communication for data processing system |
02/04/1982 | WO1982000373A1 Input/output system and method of communication for peripheral devices in data processing system |
02/03/1982 | EP0045043A2 Control of a channel connection |
02/03/1982 | EP0044949A1 Dynamic peripheral device address assignment method and unit |
02/02/1982 | US4314353 On chip ram interconnect to MPU bus |
02/02/1982 | US4314335 Multilevel priority arbiter |
02/02/1982 | US4314334 Serial data communication system having simplex/duplex interface |
02/02/1982 | US4314233 Four-wire speed independent arbiter switch for digital communication networks |
02/02/1982 | US4314164 Computer channel access circuit for multiple input-output devices |
02/02/1982 | CA1117665A1 Programmable communications controller |
02/02/1982 | CA1117664A1 Bus for a data processing system with overlapped sequences |
01/27/1982 | EP0044765A1 Method and apparatus for arbitrating between a plurality of Sub-Systems |
01/26/1982 | US4313196 Priority system with low speed request bus |
01/26/1982 | US4313162 I/O Subsystem using data link processors |
01/26/1982 | US4313161 Shared storage for multiple processor systems |
01/26/1982 | US4313160 Distributed input/output controller system |
01/20/1982 | EP0044033A1 Device for the fast transfer of data blocks between two operational processors |
01/20/1982 | EP0043910A2 Chaining in channel data processing apparatus |
01/19/1982 | US4311986 Single line multiplexing system for sensors and actuators |
01/19/1982 | CA1116756A1 Cache memory command circuit |
01/13/1982 | EP0043391A1 Virtual memory terminal |
01/12/1982 | US4310902 Information storage arrangements |
01/12/1982 | US4310896 Method of interfacing remote units to a central microprocessor |
01/12/1982 | US4310895 Plural null digital interconnections |
01/12/1982 | US4310882 DAS Device command execution sequence |
01/12/1982 | CA1116304A1 Data processing protocol system |
01/12/1982 | CA1116262A1 Modular block unit for input-output subsystem |
01/12/1982 | CA1116260A1 Method and means for path independent device reservation and reconnection in a multi-cpu and shared device access system |
01/12/1982 | CA1116259A1 Balancing the utilization of i/o system processors |
01/08/1982 | EP0031840A4 Memory system. |
01/06/1982 | EP0043222A2 Data processing memory system |
01/06/1982 | EP0043027A1 Electronic signature verification method and system |
01/06/1982 | EP0042988A2 Communication system |
01/06/1982 | EP0042952A1 Arrangement for bidirectional information transfer on a single direction bus |
01/05/1982 | US4309754 Data interface mechanism for interfacing bit-parallel data buses of different bit width |
01/05/1982 | CA1115850A1 I/o interrupt sequencing |
01/05/1982 | CA1115803A1 Distributed multiprocessor communication system |
12/29/1981 | US4308590 Method and apparatus for modifying addresses for the memory control of a one-chip microcomputer having an externally expandable memory |
12/29/1981 | US4308580 Data multiprocessing system having protection against lockout of shared data |