Patents for G06F 12 - Accessing, addressing or allocating within memory systems or architectures (152,539) |
---|
11/15/1988 | US4785395 Data processing system |
11/15/1988 | CA1244959A1 Local area network with self assigned address method |
11/09/1988 | EP0290111A2 Digital data processing system |
11/09/1988 | EP0290110A2 Digital data processing system |
11/09/1988 | EP0289899A2 Memory control system |
11/09/1988 | EP0289779A2 Process for initially identifying and updating the identification of the modules of a high-available computer system |
11/08/1988 | US4783801 Apparatus for protecting secret information |
11/08/1988 | US4783785 Method and apparatus for diagnosis of logical circuits |
11/08/1988 | US4783781 Semiconductor memory device having redundancy configuration with read circuit for defective memory address |
11/08/1988 | US4783736 Digital computer with multisection cache |
11/08/1988 | US4783735 Least recently used replacement level generating apparatus |
11/08/1988 | US4783731 Multicomputer system having dual common memories |
11/03/1988 | WO1988008584A1 Method and apparatus for implementing multiple lock indicators in a multiprocessor computer system |
11/03/1988 | WO1988008573A1 Radiation-coupled daisy chain |
11/03/1988 | WO1988008570A1 Method and apparatus for assuring adequate access to system resources by processors in a multiprocessor computer system |
11/03/1988 | WO1988008569A1 Method and apparatus for managing multiple lock indicators in a multiprocessor computer system |
11/03/1988 | DE3812602A1 Method and system to control a virtual memory |
11/03/1988 | DE3713084A1 Method and arrangement to control the assignment of identification codes of various requesting units when forming a connection to a central unit |
11/03/1988 | DE3713070A1 Circuit arrangement for sub-units of a device or system which is controlled by a stored program, and consists of several sub-units, e.g. a data processing system |
11/03/1988 | DE3713068A1 Method and arrangement for converting overlapping input events to time-serial form, for several registers in devices of data processing systems |
11/02/1988 | EP0289072A2 Verfahren zum Betrieb eines Multiprozessorsystems mit Synchronisierungsmitteln zur Feststellung einer globalen binären Aussage und ein Multiprozessor mit Synchronisation zum bestimmen derselben, insbesondere zur Kompaktierung. |
11/02/1988 | EP0288774A2 High density, high performance register file circuit |
11/02/1988 | EP0288760A2 Data processor capable of correctly re-executing instructions |
11/02/1988 | EP0288672A2 Method and device for image manipulation |
11/02/1988 | EP0288649A1 Memory control subsystem |
11/02/1988 | EP0288636A2 Network communications adapter |
11/02/1988 | EP0288606A2 Computer system employing a CPU having two mutually incompatible addressing modes |
11/02/1988 | EP0288479A1 Apparatus and method for providing distributed control in a main memory unit of a data processing system. |
11/02/1988 | EP0047238B1 Data processing system |
11/01/1988 | US4782487 Memory test method and apparatus |
11/01/1988 | US4782486 Self-testing memory |
11/01/1988 | US4782443 Main storage control system for virtual computing function system with plural address modes in main storage access operations |
11/01/1988 | CA1244161A1 Write-protect apparatus for bit mapped memory |
11/01/1988 | CA1244142A1 Distributed data management mechanism |
11/01/1988 | CA1244141A1 Bus to bus translation |
10/27/1988 | DE3812607A1 Verfahren und schaltungsanordnung zur bestimmung der resourcenkonfiguration von in einem schlitz eines computers aufgenommenen schaltungen Circuits recorded method and circuit arrangement for the determination of the resource configuration of a slot of a computer |
10/26/1988 | EP0288146A2 Garbage collection in a virtual memory system |
10/26/1988 | EP0287858A2 Database processing apparatus |
10/26/1988 | EP0287844A2 Cache memory circuit using dual port memories |
10/25/1988 | US4780875 Semiconductor memory with reduced size ECC circuit |
10/25/1988 | US4780822 Semaphore circuit for shared memory cells |
10/25/1988 | US4780821 Method for multiple programs management within a network having a server computer and a plurality of remote computers |
10/25/1988 | US4780815 Memory control method and apparatus |
10/25/1988 | US4780808 Control of cache buffer for memory subsystem |
10/19/1988 | EP0287338A2 Security fuse circuit for programmable logic array |
10/19/1988 | EP0287334A2 High availability cache memory |
10/19/1988 | EP0162050B1 Improved access-arbitration scheme |
10/19/1988 | CN88100793A Method of rapidly opening disk files identified by path names |
10/18/1988 | US4779232 Partial write control apparatus |
10/18/1988 | US4779193 Data processing apparatus for writing calculation result into buffer memory after the writing of the beginning word of the read data |
10/18/1988 | US4779191 Method and apparatus for expanding the address space of computers |
10/18/1988 | US4779189 Peripheral subsystem initialization method and apparatus |
10/18/1988 | US4779188 Selective guest system purge control |
10/18/1988 | US4779187 Method and operating system for executing programs in a multi-mode microprocessor |
10/18/1988 | CA1243411A1 Control means in a digital computer |
10/12/1988 | EP0286081A2 Vector processor capable of indirect addressing |
10/12/1988 | EP0285986A2 Data processing system with means for contiguously addressing memory |
10/11/1988 | US4777589 Direct input/output in a virtual memory system |
10/11/1988 | US4777588 General-purpose register file optimized for intraprocedural register allocation, procedure calls, and multitasking performance |
10/11/1988 | CA1243115A1 Apparatus for reproducing information from a record carrier |
10/11/1988 | CA1243110A1 Method and arrangement for refreshing a frame memory in an interframe encoding system |
10/06/1988 | WO1988007721A1 Associative address translator for computer memory systems |
10/06/1988 | DE3709524A1 Method of testing the memory cell contents of a program memory |
10/05/1988 | EP0285346A2 Cache memory device |
10/05/1988 | EP0285309A2 Memory protection apparatus for use in an electronic calculator |
10/05/1988 | EP0285172A2 Cache controller with a variable mapping mode |
10/05/1988 | EP0284981A2 Addressing in a computer system |
10/05/1988 | EP0284924A2 Data processing network with updating of files |
10/05/1988 | EP0284751A2 Cache memory |
10/05/1988 | EP0284664A2 Method of rapidly opening disc files identified by path names |
10/05/1988 | EP0284663A2 Method of handling disk sector errors in dasd cache |
10/05/1988 | CN88100759A Memory re-mapping in microcomputer system |
10/04/1988 | US4776025 Neighbor image processing exclusive memory |
10/04/1988 | US4775955 Cache coherence mechanism based on locking |
10/04/1988 | US4775933 Address generation system |
10/04/1988 | US4775932 Computer memory system with parallel garbage collection independent from an associated user processor |
10/04/1988 | US4775931 Dynamically configured computing device |
09/29/1988 | DE3709205A1 Protective circuit for information data in working memory |
09/28/1988 | EP0284037A2 Modular data storage directories for large-capacity data storage units |
09/28/1988 | EP0283891A2 Cache memory with hit predictive logic |
09/28/1988 | EP0283564A2 Memory re-mapping in a microcomputer system |
09/27/1988 | US4774712 Redundant storage device having address determined by parity of lower address bits |
09/27/1988 | US4774687 Advanced store-in system for a hierarchy memory device |
09/27/1988 | US4774659 Computer system employing virtual memory |
09/27/1988 | US4774654 Apparatus and method for prefetching subblocks from a low speed memory to a high speed memory of a memory hierarchy depending upon state of replacing bit in the low speed memory |
09/27/1988 | US4774653 Hybrid hardware/software method and apparatus for virtual memory address translation using primary and secondary translation buffers |
09/27/1988 | US4774652 Memory mapping unit for decoding address signals |
09/22/1988 | WO1988007235A1 Cellular addressing permutation bit map raster graphics architecture |
09/22/1988 | WO1988006760A3 Central processor unit for digital data processing system including write buffer management mechanism |
09/21/1988 | EP0283238A2 Non-volatile memory |
09/21/1988 | EP0283223A2 Memory unit |
09/21/1988 | EP0283115A2 Methods and apparatus for achieving an interface for a reduced instruction set computer system |
09/21/1988 | EP0282926A2 ID system and method of writing data in an ID system |
09/21/1988 | EP0282787A2 Housekeeping unit for the operating memory of a multicomputer-data processing system |
09/21/1988 | CN88101358A Electronic computer system with expansion card |
09/20/1988 | US4773049 Semiconductor memory device having improved access time for continuously accessing data |
09/20/1988 | US4773048 Semiconductor memory device having even and odd numbered bank memories |
09/20/1988 | US4773044 Array-word-organized display memory and address generator with time-multiplexed address bus |
09/20/1988 | US4773026 Picture display memory system |
09/20/1988 | US4773005 Computer system |