Patents
Sitemap › G06 - Computing; Calculating; Counting › G06F - Electric digital data processing › G06F 12 - Accessing, addressing or allocating within memory systems or architectures
Patents for G06F 12 - Accessing, addressing or allocating within memory systems or architectures (152,539)
08/1989
08/03/1989DE3842100A1 Cache-system sowie steuerungsverfahren hierfuer Cache system and control method for here
08/02/1989EP0326172A2 Memory circuit with improved serial access circuit arrangement
08/02/1989EP0326162A2 Data base system including memorandum information and method for managing memorandum information
08/02/1989EP0326053A2 Programmable memory data protection scheme
08/02/1989EP0325777A2 A distributed auditing subsystem for an operating system
08/01/1989US4853848 Block access system using cache memory
08/01/1989US4853847 Data processor with wait control allowing high speed access
08/01/1989US4853846 Bus expander with logic for virtualizing single cache control into dual channels with separate directories and prefetch for different processors
08/01/1989US4853842 Computer memory system having persistent objects
08/01/1989US4853522 System for permitting access to data field area in IC card for multiple services
07/1989
07/26/1989EP0325506A1 Security system for protecting the programming zones of an IC card
07/26/1989EP0325422A2 Integrated cache unit
07/26/1989EP0325421A2 Organization of an integrated cache unit for flexible usage in supporting multiprocessor operations
07/26/1989EP0325420A2 Organization of an integrated cache unit for flexible usage in cache system design
07/26/1989EP0325419A2 Method and apparatus for caching interlock variables in an integrated cache memory
07/26/1989EP0325080A1 Protocol and apparatus for the selective scanning of a plurality of lines connected to a communication device
07/25/1989US4852100 Error detection and correction scheme for main storage unit
07/25/1989US4852066 Semiconductor memory device
07/25/1989US4851993 For removing weed growth
07/25/1989US4851991 Central processor unit for digital data processing system including write buffer management mechanism
07/25/1989US4851990 High performance processor interface between a single chip processor and off chip memory means having a dedicated and shared bus structure
07/25/1989US4851989 Data processing apparatus with a virtual storage address boundary check circuit
07/25/1989US4851653 Integrated circuit for memorizing and processing information confidentially, including an anti-fraud device
07/19/1989EP0324535A2 Semiconductor memory
07/19/1989EP0324016A1 Memory access for a computer system
07/18/1989US4849978 Memory unit backup using checksum
07/18/1989US4849942 Protection device for an erasable and reprogrammable read only memory
07/18/1989US4849931 Data processing system having interfacing circuits assigned to a common I/O port address by utilizing a specific bit line of a common bus
07/18/1989US4849881 Data processing unit with a TLB purge function
07/18/1989US4849878 Self-extending administrative memory file
07/18/1989US4849876 Address translation circuit including two translation buffers
07/18/1989US4849875 Computer address modification system with optional DMA paging
07/18/1989US4849752 Method and apparatus for circuit units
07/18/1989CA1257707A1 Terminal system configuration tracing method and apparatus
07/13/1989WO1989006401A1 Address conversion circuit
07/13/1989WO1989006397A2 Method for prefetching vector data from memory in a memory system designed for scalar processing
07/12/1989EP0040219B1 Data processor having common monitoring and memory loading and checking means
07/12/1989CN1033889A Byte write error code method and apparatus
07/11/1989US4847902 Digital computer system for executing encrypted programs
07/11/1989US4847809 Image memory having standard dynamic RAM chips
07/11/1989US4847804 Apparatus and method for data copy consistency in a multi-cache data processing unit
07/11/1989US4847803 Portable electronic device with means for determining whether an externally supplied instruction is executable
07/11/1989US4847758 Main memory access in a microprocessor system with a cache memory
07/11/1989US4847757 Interleaved access to global memory by high priority source
07/11/1989US4847754 Extended atomic operations
07/11/1989US4847753 Pipelined computer
07/11/1989CA1257419A1 Network event identifiers
07/05/1989EP0323438A2 Circuit and method for self-testing a memory in a gate array with a bidirectional symmetry
07/05/1989EP0323123A2 A storage control system in a computer system
07/05/1989EP0323030A2 Data processing, including correcting stored data groups
07/05/1989EP0323025A2 A method of assigning retention and deletion criteria to electronic documents stored in an electronic information handling system
07/05/1989EP0323013A2 Method of operating a multiprocessor system employing a shared virtual memory
07/05/1989EP0322888A2 Cache memory device
07/05/1989EP0322880A2 Microprocessor having a word data memory
07/04/1989US4845678 Memory comprising simultaneously addressable memory elements
07/04/1989US4845664 On-chip bit reordering structure
07/04/1989US4845662 Data processor employing run-length coding
07/04/1989US4845624 Relational data base lock avoidance system
07/04/1989US4845612 Apparatus for accessing a memory which has dedicated areas for separately storing addresses and character string data
07/04/1989CA1257008A1 Arrangement for expanding memory capacity
06/1989
06/29/1989WO1989006013A1 Process for exchanging information in a multiprocessor system
06/29/1989WO1989005488A3 A memory system
06/28/1989EP0322130A2 A method of operating an electronic information processing system to manage the retention of documents therein
06/28/1989EP0322125A2 Method of operating an electronic information processing system for transferring documents between end users
06/28/1989EP0322124A2 Method of operating an electronic information system storing documents grouped into folders
06/28/1989EP0322123A2 A method of operating an electronic information processing system for managing documents therein
06/28/1989EP0322117A2 Multiprocessor digital data processing system
06/28/1989EP0322107A2 Methods of ordering documents within a folder
06/28/1989EP0322066A1 Memory access priority control system and use thereof
06/28/1989EP0321793A2 Apparatus for forcing a reload from main memory upon cache memory error
06/28/1989EP0321555A1 Fast-tag transfer improvement
06/28/1989EP0321493A1 A content-addressable memory system
06/28/1989CN1004657B Circuit arrangement capable of centralizing control of switching network
06/27/1989US4843589 Word storage device for use in language interpreter
06/27/1989US4843569 Data input apparatus for picture data base management system
06/27/1989US4843543 Storage control method and apparatus
06/27/1989US4843542 Virtual memory cache for use in multi-processing systems
06/27/1989US4843541 Logical resource partitioning of a data processing system
06/22/1989DE3841602A1 Virtual machine system
06/21/1989EP0321089A2 Digital data buffer storage system
06/21/1989EP0321044A2 Data bus control of ROM units in information processing system
06/20/1989US4841513 Sequential buffer device
06/20/1989US4841439 Method for restarting execution interrupted due to page fault in a data processing system
06/20/1989US4841432 Method of reconfiguration of storage areas in an apparatus for cheating NC tapes
06/20/1989US4841131 Portable electronic device with means for checking data validity during read-out
06/20/1989CA1256217A1 Memory means with multiple word read and single word write
06/15/1989WO1989005488A2 A memory system
06/15/1989DE3834759A1 Semiconductor memory device with stack memory, and method of operation
06/14/1989EP0320099A2 Multi-cache data storage system
06/14/1989EP0320041A2 Multi-access device
06/14/1989EP0319647A2 Microprocessor with on-chip cache memory and translation lookaside buffer
06/13/1989US4839856 Memory access control circuit
06/13/1989US4839799 Buffer control method for quickly determining whether a required data block is in the buffer
06/13/1989US4839796 Static frame digital memory
06/13/1989US4839506 IC card identification system including pin-check time means
06/07/1989EP0319522A2 Programmable word length memory in a gate array with bidirectional symmetry
06/07/1989EP0319232A2 A multi-user data communication system
06/07/1989EP0319148A2 Method of operating a multi-processor system for the transfer of data between processor units
06/07/1989EP0319147A2 Method for storing pre-organised groups of related information files in a data processing system
06/07/1989EP0319134A2 Protected memory accessing
1 ... 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 ... 1526