Patents
Sitemap › G11 - Information storage › G11C - Static stores › G11C 7 - Arrangements for writing information into, or reading information out from, a digital store
Patents for G11C 7 - Arrangements for writing information into, or reading information out from, a digital store (53,197)
10/2010
10/27/2010CN201616245U 一种旗杆 One kind flagpole
10/27/2010CN201616110U 低功耗多接口sd卡存储模块 Low-power multi-interface sd card storage module
10/27/2010CN201614479U 一种带有音响系统的缝制设备 A sound system with a sewing machine
10/27/2010CN1265509B Programmable delay control for use in storage
10/27/2010CN101874271A Interlock of read column select and read databus precharge control signals
10/27/2010CN101872642A Storing and reading method for random access memory
10/27/2010CN101869097A Intelligent bird dispelling system
10/26/2010USRE41880 Semiconductor memory device
10/26/2010US7823030 Improving the yield and/or operation of embedded and external memory circuits; a control module selectively transfers data ina memory block to the second memory and stores and retrieves data from the second memory for one of thememory blocks based on the relationship during the testing
10/26/2010US7823025 Method and apparatus for testing a memory device
10/26/2010US7821863 Voltage supply circuit and semiconductor memory
10/26/2010US7821861 Memory device and refresh method thereof
10/26/2010US7821860 Stable temperature adjustment for refresh control
10/26/2010US7821859 Adaptive current sense amplifier with direct array access capability
10/26/2010US7821858 eDRAM hierarchical differential sense AMP
10/26/2010US7821857 Input/output line sense amplifier and semiconductor memory device using the same
10/26/2010US7821856 Memory device having an evaluation circuit
10/26/2010US7821855 Multi-port memory device
10/26/2010US7821853 Memory redundance circuit techniques
10/26/2010US7821852 Write driving circuit
10/26/2010US7821851 Semiconductor memory device capable of operating in a plurality of operating modes and method for controlling thereof
10/26/2010US7821850 Semiconductor digital circuit, FIFO buffer circuit, and data transferring method
10/26/2010US7821849 Configurable embedded processor
10/26/2010US7821847 Circuit and method for controlling slew rate of data output circuit in semiconductor memory device
10/26/2010US7821846 Semiconductor memory device and its driving method
10/26/2010US7821845 Write driver circuit of an unmuxed bit line scheme
10/26/2010US7821844 Content addresable memory having programmable interconnect structure
10/26/2010US7821843 Partial write-back in read and write-back of a memory
10/26/2010US7821842 Synchronous memory devices and control methods for performing burst write operations
10/26/2010US7821841 Method of detecting a light attack against a memory device and memory device employing a method of detecting a light attack
10/26/2010US7821831 Block erase for volatile memory
10/26/2010US7821830 Flash memory device with redundant columns
10/26/2010US7821829 Nonvolatile memory device including circuit formed of thin film transistors
10/26/2010US7821817 Semiconductor storage device
10/26/2010US7821295 Methods and systems for improving a maximum operating frequency of a PLD having a shift register within an embedded memory block
10/21/2010US20100268901 Reconfigurable memory system data strobes
10/21/2010US20100265784 Address control circuit of semiconductor memory apparatus
10/21/2010US20100265783 Self-Timed Integrating Differential Current
10/21/2010US20100265782 Hybrid sense amplifier and method, and memory device using same
10/21/2010US20100265781 Data retention kill function
10/21/2010US20100265780 Semiconductor memory device having reduced power consumption during latency
10/21/2010US20100265779 Compensatory Memory System
10/21/2010US20100265778 Semiconductor memory device
10/21/2010US20100265777 Memory device having strobe terminals with multiple functions
10/21/2010US20100265776 Data bus power-reduced semiconductor storage apparatus
10/21/2010US20100265761 Non-volatile semiconductor memory circuit for generating write voltage
10/21/2010US20100265760 Nonvolatile latch circuit and logic circuit using the same
10/20/2010EP2242058A2 Flash memory system control scheme
10/20/2010CN201611719U 可以同时插两台电脑的优盘 Two computers can plug USB flash drives
10/20/2010CN201611575U 多功能便携式存储器 Multi-function portable storage
10/20/2010CN201609160U 一种项链 One kind of necklace
10/20/2010CN101866915A Integrated circuit device and operation method thereof, memory storage device and electronic system
10/20/2010CN101866683A Music system for vehicle
10/20/2010CN101866682A Network multimedia playing system
10/20/2010CN101866681A Wireless network card with recording function
10/20/2010CN101866680A U disk having display screen and solar cell
10/20/2010CN101866679A Structure of solid hard disk
10/20/2010CN101866678A Flash disk
10/20/2010CN101866677A Memory using method
10/20/2010CN101866676A Data access method and data access device for multichannel flash memory system
10/20/2010CN101866675A Storage device with anti-misplug function
10/20/2010CN101866256A Electronic equipment system and method for displaying user operation interface of electronic equipment
10/19/2010USRE41838 Output buffer circuit and semiconductor memory using the same
10/19/2010US7818783 System and method for global access control
10/19/2010US7818639 Fully-buffered dual in-line memory module with fault correction
10/19/2010US7818636 Method and apparatus for improving memory operation and yield
10/19/2010US7818601 Method and apparatus for data transfer
10/19/2010US7818548 Method and software for group data operations
10/19/2010US7818528 System and method for asynchronous clock regeneration
10/19/2010US7818526 Semiconductor memory device having test mode for data access time
10/19/2010US7817514 Recording medium, method of configuring control information thereof, recording and/or reproducing method using the same, and apparatus thereof
10/19/2010US7817484 Method and apparatus for synchronization of row and column access operations
10/19/2010US7817483 Memory device having terminals for transferring multiple types of data
10/19/2010US7817482 Memory device having data paths with multiple speeds
10/19/2010US7817481 Column selectable self-biasing virtual voltages for SRAM write assist
10/19/2010US7817463 System and method to fabricate magnetic random access memory
10/19/2010US7816962 Delay locked loop with improved jitter and clock delay compensating method thereof
10/19/2010US7816941 Circuit and method for controlling termination impedance
10/19/2010US7814650 Process of fabricating microelectronic structures
10/14/2010WO2010118181A2 Shared transistor in a spin-torque transfer magnetic random access memory (sttmram) cell
10/14/2010WO2010117914A1 Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines and a single-sided word line architecture
10/14/2010WO2010117912A1 Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines and a double-global-bit-line architecture
10/14/2010WO2010088042A3 Memory having negative voltage write assist circuit and method therefor
10/14/2010US20100260003 Semiconductor memory apparatus and refresh control method of the same
10/14/2010US20100260002 Circuit and Method for Small Swing Memory Signals
10/14/2010US20100260001 Memory device and methods thereof
10/14/2010US20100259999 Keepers, integrated circuits, and systems thereof
10/14/2010US20100259998 Non-volatile RAM, and solid state drive and computer system including the same
10/14/2010US20100259997 Storage circuit and storage method
10/14/2010US20100259979 Self Limiting Method For Programming A Non-volatile Memory Cell To One Of A Plurality Of MLC Levels
10/14/2010US20100259975 Phase change money device
10/14/2010US20100259974 Non-volatile semiconductor memory circuit
10/14/2010US20100259972 Semiconductor memory and system
10/14/2010US20100259970 Resistance change memory device
10/14/2010US20100259962 Three-Dimensional Array of Re-Programmable Non-Volatile Memory Elements Having Vertical Bit Lines and a Single-Sided Word Line Architecture
10/14/2010US20100259960 Three-Dimensional Array of Re-Programmable Non-Volatile Memory Elements Having Vertical Bit Lines
10/14/2010DE10341075B4 Speicheranordnung und Verfahren zum Betreiben einer Speicheranordnung Memory device and method of operating a memory array
10/14/2010DE102010013228A1 Verfahren und System, um die Operationen eines registrierten Speichermoduls zu verbessern A method and system to improve the operations of a registered memory module
10/13/2010EP2238708A1 Apparatus and methods for differential signal receiving
10/13/2010EP1328942B1 Method and system for hiding refreshes in a dynamic random access memory
1 ... 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 ... 532