Patents for H01L 27 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate (229,248) |
---|
05/21/2002 | US6392860 Electrostatic discharge protection circuit with gate-modulated field-oxide device |
05/21/2002 | US6392859 Semiconductor active fuse for AC power line and bidirectional switching device for the fuse |
05/21/2002 | US6392700 Solid state image pickup device and its driving method using two different periods in a field or frame |
05/21/2002 | US6392618 Active matrix device, and display apparatus |
05/21/2002 | US6392617 Active matrix light emitting diode display |
05/21/2002 | US6392615 Drive apparatus and method of light emission element array |
05/21/2002 | US6392524 Photolithographically-patterned out-of-plane coil structures and method of making |
05/21/2002 | US6392491 High-frequency amplifier and amplification element |
05/21/2002 | US6392469 Stable reference voltage generator circuit |
05/21/2002 | US6392468 Electrically programmable fuse |
05/21/2002 | US6392467 Semiconductor integrated circuit |
05/21/2002 | US6392439 Level conversion circuit and semiconductor integrated circuit device employing the level conversion circuit |
05/21/2002 | US6392394 Step-down circuit for reducing an external supply voltage |
05/21/2002 | US6392340 Color display apparatus having electroluminescence elements |
05/21/2002 | US6392310 Semiconductor device having a reduced leakage current and a fabrication process thereof |
05/21/2002 | US6392307 Semiconductor device |
05/21/2002 | US6392299 Integrated circuit and associated fabrication process |
05/21/2002 | US6392285 Method for fabricating a capacitor device with BiCMOS process and the capacitor device formed thereby |
05/21/2002 | US6392282 BiCMOS-integrated photodetecting semiconductor device having an avalanche photodiode |
05/21/2002 | US6392276 Device for protecting an SOI structure |
05/21/2002 | US6392275 Semiconductor device with DMOS, BJT and CMOS structures |
05/21/2002 | US6392270 Semiconductor device and method for manufacturing the device |
05/21/2002 | US6392269 Non-volatile semiconductor memory and manufacturing method thereof |
05/21/2002 | US6392268 Nonvolatile semiconductor storage apparatus and production method of the same |
05/21/2002 | US6392267 Flash EPROM array with self-aligned source contacts and programmable sector erase architecture |
05/21/2002 | US6392266 Transient suppressing device and method |
05/21/2002 | US6392265 Ferroelectric film; low voltage |
05/21/2002 | US6392263 Integrated structure for reduced leakage and improved fill-factor in CMOS pixel |
05/21/2002 | US6392262 Compound semiconductor device having low-resistive ohmic contact electrode and process for producing ohmic electrode |
05/21/2002 | US6392261 Solid state imaging device and manufacturing method thereof |
05/21/2002 | US6392260 Architecture for a tapped CCD array |
05/21/2002 | US6392259 Semiconductor chip with surface covering |
05/21/2002 | US6392257 Mutlilayer; silicon, silicon oxide, strontium titanate and gallium asenide layers |
05/21/2002 | US6392255 Display device having a thin film transistor and electronic device having such display device |
05/21/2002 | US6392254 Corrosion resistant imager |
05/21/2002 | US6392253 Semiconductor device with single crystal films grown on arrayed nucleation sites on amorphous and/or non-single crystal surfaces |
05/21/2002 | US6392237 Method and apparatus for obtaining radiation image data |
05/21/2002 | US6392232 High fill factor bolometer array |
05/21/2002 | US6392217 Two-dimensional image detecting device and manufacturing method thereof |
05/21/2002 | US6391799 Process for fabricating a structure of semiconductor-on-insulator type in particular SiCOI |
05/21/2002 | US6391797 Method of manufacturing semiconductor device by sputtering dielectric forming materials while selectively heating growing layer |
05/21/2002 | US6391773 Method and materials for through-mask electroplating and selective base removal |
05/21/2002 | US6391770 Method of manufacturing semiconductor device |
05/21/2002 | US6391755 Method of making EEPROM transistor for a DRAM |
05/21/2002 | US6391752 Method of fabricating a silicon-on-insulator semiconductor device with an implanted ground plane |
05/21/2002 | US6391736 Method for fabricating a capacitor of a semiconductor device and a capacitor made thereby |
05/21/2002 | US6391735 Container capacitor structure |
05/21/2002 | US6391734 Method of making a resistor, method of making a diode, and SRAM circuitry and other integrated circuitry |
05/21/2002 | US6391730 Process for fabricating shallow pocket regions in a non-volatile semiconductor device |
05/21/2002 | US6391726 Method of fabricating integrated circuitry |
05/21/2002 | US6391725 Semiconductor device and method for fabricating the same |
05/21/2002 | US6391722 Method of making nonvolatile memory having high capacitive coupling ratio |
05/21/2002 | US6391721 Non-volatile semiconductor memory device having vertical transistors and fabrication method therefor |
05/21/2002 | US6391718 Planarization method for flash memory device |
05/21/2002 | US6391717 Method of manufacturing a flash memory device |
05/21/2002 | US6391716 Method for forming poly spacer electron tunnel oxide flash with electric-field enhancing corners for poly to poly erase |
05/21/2002 | US6391715 To prevent operational failure caused by cleaning steps that follow doping ph3 onto hemispherical grain; doping and forming of dielectric layer are performed in a single process chamber without breaking up of a vacuum state of the chamber |
05/21/2002 | US6391714 Method for fabricating a capacitor in a semiconductor memory device |
05/21/2002 | US6391712 Method of forming a storage node of a capacitor that prevents HSG(Hemi-Spherical Grain) bridging |
05/21/2002 | US6391711 Method of forming electrical connection between stack capacitor and node location of substrate |
05/21/2002 | US6391709 Enhanced capacitor shape |
05/21/2002 | US6391705 Fabrication method of high-density semiconductor memory cell structure having a trench |
05/21/2002 | US6391704 Includes forming a fourth mask layer pattern which exposes parts of the nitride layer of the dram device region, and etching |
05/21/2002 | US6391703 Buried strap for DRAM using junction isolation technique |
05/21/2002 | US6391702 Method of manufacture for semiconductor devices |
05/21/2002 | US6391701 Semiconductor device and process of fabrication thereof |
05/21/2002 | US6391697 Method for the formation of gate electrode of semiconductor device using a difference in polishing selection ratio between polymer and oxide film |
05/21/2002 | US6391694 Manufacturing method of semiconductor integrated circuit |
05/21/2002 | US6391691 Method of fabricating a thin film transistor with metal source and drain electrodes by diffusing impurities from a semiconductor layer |
05/21/2002 | US6391688 Method for fabricating an array of ultra-small pores for chalcogenide memory cells |
05/21/2002 | US6391674 Process for fabricating single crystal resonant devices that are compatible with integrated circuit processing |
05/21/2002 | US6391665 Method of monitoring a source contact in a flash memory |
05/21/2002 | US6391659 Methods for fabricating ferroelectric memory devices using pulsed-power plasma |
05/21/2002 | US6391658 Such as magnetorestive memory elements and fet, including dual-gate field effect transistors; wafer bonding process to place a single crystal si diode atop the conducting via |
05/21/2002 | US6391483 Circular magnetic configuration; word line for producing radial magnetic field; computers |
05/21/2002 | US6391214 Method for the hybrid integration of discrete elements on a semiconductor substrate |
05/21/2002 | US6391119 Cleaning metal oxide films with acid etching and immersion |
05/21/2002 | US6390874 Organic electroluminescent display device and method of forming the same using a shadow mask |
05/21/2002 | US6389687 Method of fabricating image sensor packages in an array |
05/21/2002 | CA2363437A1 Equipment for communication system and semiconductor integrated circuit device |
05/16/2002 | WO2002039796A1 Definable integrated passives for circuitry |
05/16/2002 | WO2002039513A1 Electro-optical device |
05/16/2002 | WO2002039507A1 Semiconductor device and method for fabricating the same |
05/16/2002 | WO2002039502A1 Nonvolatile semiconductor storage device and production method therefor |
05/16/2002 | WO2002039501A2 Method for producing trench capacitors |
05/16/2002 | WO2002039497A1 Integrated circuit inductor structure and non-destructive etch depth measurement |
05/16/2002 | WO2002039492A1 Method for producing trench capacitors for large-scale integrated semiconductor memories |
05/16/2002 | WO2002039488A2 Method for producing an integrated circuit |
05/16/2002 | WO2002039479A2 Display device |
05/16/2002 | WO2002039475A2 Electrically addressable matrix structure |
05/16/2002 | WO2002039455A2 Mram arrangement with selection transistors of large channel width |
05/16/2002 | WO2002039454A2 Magnetoresistive memory (mram) |
05/16/2002 | WO2002039420A1 Active matrix display and active matrix organic electroluminescence display |
05/16/2002 | WO2002039131A2 Method for locating defects and measuring resistance in a test structure |
05/16/2002 | WO2002025699A3 Tft matrix for optical sensor comprising a photosensitive semiconductor layer, and optical sensor comprising such an active matrix |
05/16/2002 | WO2002025665A3 Non-volatile passive matrix and method for readout of the same |
05/16/2002 | WO2002009160A3 Piezoelectric structures for acoustic wave devices and manufacturing processes |
05/16/2002 | WO2002005298A3 Semiconductor inductor and methods for making the same |
05/16/2002 | WO2002000004A3 Detrimental latch-up avoidans in digital circuits |
05/16/2002 | WO2001099183A3 Method and apparatus for a direct buried strap for same level interconnections for semiconductor devices |