Patents
Sitemap › G11 - Information storage › G11C - Static stores › G11C 7 - Arrangements for writing information into, or reading information out from, a digital store
Patents for G11C 7 - Arrangements for writing information into, or reading information out from, a digital store (53,197)
09/2014
09/18/2014US20140281283 Dual host embedded shared device controller
09/18/2014US20140281209 Hardware-based pre-page walk virtual address transformation
09/18/2014US20140281205 Memory circuit and method for its operation
09/18/2014US20140281204 Flexible memory system with a controller and a stack of memory
09/18/2014US20140281194 Dynamically-sizeable granule storage
09/18/2014US20140281193 System and method for accessing memory
09/18/2014US20140281192 Tagging in memory control unit (mcu)
09/18/2014US20140281191 Address mapping including generic bits
09/18/2014US20140281187 Electronic apparatus, method of creating snapshot image, and program
09/18/2014US20140281186 Dynamic granule-based intermediate storage
09/18/2014US20140281185 Staging sorted data in intermediate storage
09/18/2014US20140269131 Memory with power savings for unnecessary reads
09/18/2014US20140269130 Memory receiver circuit for use with memory of different characteristics
09/18/2014US20140269129 Methods and apparatus for reducing programming time of a memory cell
09/18/2014US20140269128 Sense amplifier
09/18/2014US20140269127 Memory Operation Latency Control
09/18/2014US20140269126 Circuit arrangement and method for operating a circuit arrangement
09/18/2014US20140269125 Device and Method for Improving Reading Speed of Memory
09/18/2014US20140269124 Memory with bit line current injection
09/18/2014US20140269121 Apparatuses and methods for controlling data timing in a multi-memory system
09/18/2014US20140269120 Synchronous semiconductor memory device having dual delay locked loop circuit and method of managing dual delay locked loop circuit
09/18/2014US20140269118 Input buffer apparatuses and methods
09/18/2014US20140269116 Memory device
09/18/2014US20140269115 Integrated Write Mux and Driver Systems and Methods
09/18/2014US20140269114 Circuit for memory write data operation
09/18/2014US20140269112 Apparatus and method for writing data to memory array circuits
09/18/2014US20140269111 Non-volatile memory (nvm) with block-size-aware program/erase
09/18/2014US20140269110 Asymmetric sensing amplifier, memory device and designing method
09/18/2014US20140269109 Method of operating memory device, memory device using the same, and memory system including the device
09/18/2014US20140269108 Semiconductor device
09/18/2014US20140269107 Semiconductor device, semiconductor memory device and method of controlling the same
09/18/2014US20140269106 Program Cycle Skip Evaluation Before Write Operations In Non-Volatile Memory
09/18/2014US20140269105 Circuit for generating negative bitline voltage
09/18/2014US20140269104 Sense Amplifier Column Redundancy
09/18/2014US20140269026 Tracking circuit
09/18/2014US20140269025 Memory with redundant sense amplifier
09/18/2014US20140268977 Electrical lines with coupling effects
09/18/2014DE112011105998T5 Speicheroperationen unter Verwendung von Systemtemperatursensordaten Memory operations using system temperature sensor data
09/18/2014DE102014204716A1 Nichtflüchtiges Speicherbauelement und Programmierverfahren für eine Betriebssystem(OS)-Darstellung A non-volatile memory device and programming process for an operating system (OS) representation
09/17/2014EP2777044A1 Serial memory with fast read with look-ahead
09/16/2014US8838925 Method for securely storing data in a memory of a portable data carrier
09/16/2014US8838912 Interruptible write block
09/16/2014US8837655 Memory controller with flexible data alignment to clock
09/16/2014US8837254 Data output control circuit of semiconductor apparatus
09/16/2014US8837253 Programming pulse generation circuit and non-volatile memory apparatus having the same
09/16/2014US8837251 Semiconductor device with low voltage programming/erasing operation
09/16/2014US8837247 Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle
09/16/2014US8837246 Memory device, operation method thereof and memory system having the same
09/16/2014US8837245 Memory cell array latchup prevention
09/16/2014US8837244 Memory output circuit
09/16/2014US8837242 Semiconductor device and method including redundant bit line provided to replace defective bit line
09/16/2014US8837240 Semiconductor memory device and defective cell relieving method
09/16/2014US8837239 Latency control circuit and semiconductor device including the circuit
09/16/2014US8837238 Semiconductor device having a plurality of memory modules
09/16/2014US8837237 Dual function compatible non-volatile memory device
09/16/2014US8837236 Hybrid nonvolatile shadowed DRAM with an overlapping region between a volatile storage die and a nonvolatile storage die
09/16/2014US8837235 Local evaluation circuit for static random-access memory
09/16/2014US8837234 Voltage control method to minimize a coupling noise between adjacent global bit lines during read-while operation and memory device using the same
09/16/2014US8837233 Semiconductor device
09/16/2014US8837232 Semiconductor device
09/16/2014US8837231 Integrated circuit, memory system, and operation method thereof
09/16/2014US8837230 Circuits and methods for measuring circuit elements in an integrated circuit device
09/16/2014US8837229 Circuit for generating negative bitline voltage
09/16/2014US8837214 Applications for inter-word-line programming
09/16/2014US8837198 Multi-bit resistance measurement
09/16/2014US8837192 N-bit rom cell
09/16/2014US8836525 Isolated resistive current sensor
09/16/2014US8836394 Method and apparatus for source-synchronous signaling
09/12/2014WO2014138554A1 Resistive random access memory (reram) and conductive bridging random access memory (cbram) cross coupled fuse and read method and system
09/12/2014WO2014138417A1 Pipelining in a memory
09/12/2014WO2014137847A1 Asynchronous fifo buffer for memory access
09/12/2014WO2014137653A1 Hybrid non-volatile memory cells for shared bit line
09/12/2014WO2014137603A1 Apparatuses and methods for performing logical operations using sensing circuitry
09/12/2014WO2014135758A1 Memory comprising a circuit for detecting a transient pulse on a line of the memory
09/11/2014US20140258786 Methods and devices for temperature sensing of a memory device
09/11/2014US20140258667 Apparatus and Method for Memory Operation Bonding
09/11/2014US20140258607 Semiconductor memory device and method of operating the same
09/11/2014US20140258604 Non-volatile storage module having magnetic random access memory (mram) with a buffer window
09/11/2014US20140254293 High-speed memory write driver circuit with voltage level shifting features
09/11/2014US20140254292 Overlapping interconnect signal lines for reducing capacitive coupling effects
09/11/2014US20140254291 Memory state sensing based on cell capacitance
09/11/2014US20140254290 Local Evaluation Circuit for Static Random-Access Memory
09/11/2014US20140254289 Data circuit
09/11/2014US20140254288 Pipelining in a Memory
09/11/2014US20140254287 Semiconductor integrated circuit capable of controlling read command
09/11/2014DE112011105901T5 Verfahren und Vorrichtung zur Energieeinsparung für First In First Out (FIF0)-Speicher Method and apparatus for energy efficiency First In First Out (FIF0) memory
09/11/2014DE102007023024B4 Halbleiter-Speicherbauelement mit Vorladungs-/Homogenisier-Schaltung sowie elektronisches System mit einem derartigen Halbleiterspeicherbauelement und Speicherbauelement-Modul mit einem derartigen Halbleiter-Speicherbauelement A semiconductor memory device having precharge / homogenization circuit and electronic system with such a semiconductor memory device and memory device module having such a semiconductor memory device
09/11/2014DE102006031097B4 Speicherzellenanordnung und Verfahren zur Herstellung einer Speicherzellenanordnung Memory cell arrangement and method for fabricating a memory cell arrangement
09/10/2014EP2774152A2 A mixed voltage non-volatile memory integrated circuit with power saving
09/10/2014EP2774151A1 Data transmission using delayed timing signals
09/10/2014EP2774150A1 Flash memory module and memory subsystem
09/09/2014US8832508 Apparatus and methods for testing writability and readability of memory cell arrays
09/09/2014US8832403 Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses
09/09/2014US8832392 Indexed register access for memory device
09/09/2014US8832391 Semiconductor device, controller associated therewith, system including the same, and methods of operation
09/09/2014US8830785 Semiconductor memory apparatus
09/09/2014US8830784 Negative word line driver for semiconductor memories
09/09/2014US8830783 Improving read stability of a semiconductor memory
09/09/2014US8830782 Memory circuits having a plurality of keepers
09/09/2014US8830779 Low voltage fuse-based memory with high voltage sense amplifier
1 ... 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 ... 532