| Patents for H01L 27 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate (229,248) |
|---|
| 01/03/1995 | US5378919 Semiconductor integrated circuit device with plural gates and plural passive devices |
| 01/03/1995 | US5378916 Color imaging charge-coupled array with multiple photosensitive regions |
| 01/03/1995 | US5378914 Semiconductor device with a particular source/drain and gate structure |
| 01/03/1995 | US5378910 Semiconductor memory device |
| 01/03/1995 | US5378909 Flash EEPROM cell having gap between floating gate and drain for high hot electron injection efficiency for programming |
| 01/03/1995 | US5378908 Stack capacitor DRAM cell having increased capacitor area |
| 01/03/1995 | US5378907 Compact semiconductor storage arrangement and method for its production |
| 01/03/1995 | US5378906 Dynamic random access memory having improved layout |
| 01/03/1995 | US5378905 Ferroelectric field effect transistor with fluoride buffer and IV-VI ferroelectric |
| 01/03/1995 | US5378904 Semiconductor integrated circuit and method and system for designing layout of the same |
| 01/03/1995 | US5378903 Semiconductor device with low on-voltage and large controllable turn-off current |
| 01/03/1995 | US5378902 Optoelectronic maximum identifier for detecting the physical location of a maximum intensity optical signal in a winner-take-all network |
| 01/03/1995 | US5378646 Process for producing closely spaced conductive lines for integrated circuits |
| 01/03/1995 | US5378645 Method of making a semiconductor device with a capacitor |
| 01/03/1995 | US5378641 Electrically conductive substrate interconnect continuity region and method of forming same with an angled implant |
| 12/29/1994 | CA2126580A1 Low-capacitance photosensitive elements for an image sensor array |
| 12/28/1994 | EP0631390A2 A power semiconductor circuit |
| 12/28/1994 | EP0631358A2 Device for producing magnetic fields in working gaps useful for irradiating a surface with atomic and molecular ions |
| 12/28/1994 | EP0631327A2 Low-capacitance photosensitive elements for an image sensor array |
| 12/28/1994 | EP0631323A1 III-V Complementary heterostructure device with compatible non-gold ohmic contacts |
| 12/28/1994 | EP0631319A1 Dielectric thin film device and manufacturing method thereof |
| 12/28/1994 | EP0631318A1 An integrated circuit having a diode voltage clamp for preventing damage by electrostatic discharge |
| 12/28/1994 | EP0631317A2 Integrated semiconductor devices and method for manufacture thereof |
| 12/28/1994 | EP0631306A1 Process for manufacturing an isolation region in a substrate for smart-power-technology |
| 12/28/1994 | EP0631305A1 Process for manufacturing un isolation region in a substrate for smart-power-technology |
| 12/28/1994 | EP0631287A2 Ferroelectric-based RAM sensing scheme including bit-line capacitance isolation |
| 12/28/1994 | EP0631220A2 Signals and method for controlling temperature of an electrical circuit |
| 12/28/1994 | EP0630524A1 Weather-resistant thin layer solar module |
| 12/28/1994 | EP0630523A1 Circuit construction for controlling saturation of a transistor |
| 12/28/1994 | EP0630513A1 A floating gate memory array device having improved immunity to write disturbance |
| 12/28/1994 | EP0422152B1 Edge doping processes for mesa structures in sos and soi devices |
| 12/28/1994 | EP0421446B1 Semiconductor device wherein n-channel MOSFET, p-channel MOSFET and nonvolatile memory cell are formed in one chip |
| 12/28/1994 | CN1096900A Nonvolatile semiconductor integrated circuit having an address transition detector |
| 12/28/1994 | CN1027199C Integrated circuit for analog system |
| 12/27/1994 | US5377153 Virtual ground read only memory circuit |
| 12/27/1994 | US5377140 Cell for random access memory |
| 12/27/1994 | US5377031 Single crystal silicon tiles for liquid crystal display panels including light shielding layers |
| 12/27/1994 | US5376979 Slide projector mountable light valve display |
| 12/27/1994 | US5376839 Large scale integrated circuit having low internal operating voltage |
| 12/27/1994 | US5376837 Semiconductor integrated circuit device having built-in voltage drop circuit |
| 12/27/1994 | US5376822 Heterojunction type of compound semiconductor integrated circuit |
| 12/27/1994 | US5376821 Integrated emitter switching configuration using bipolar transistors |
| 12/27/1994 | US5376819 Integrated circuit having an on chip thermal circuit requiring only one dedicated integrated circuit pin and method of operation |
| 12/27/1994 | US5376817 Structure for a semiconductor device comprising conductive trench sidewalls |
| 12/27/1994 | US5376816 Semiconductor integrated circuit device |
| 12/27/1994 | US5376814 Method of constructing reduced size highly integrated static random access memory with double vertical channel structure |
| 12/27/1994 | US5376813 Adaptive photoreceptor including adaptive element for long-time-constant continuous adaptation with low offset and insensitivity to light |
| 12/27/1994 | US5376811 Solid-state imaging device which generates difference data at different points of time |
| 12/27/1994 | US5376810 Integrated circuit |
| 12/27/1994 | US5376782 Image pickup device providing decreased image lag |
| 12/27/1994 | US5376578 Method of fabricating a semiconductor device with raised diffusions and isolation |
| 12/27/1994 | US5376577 Method of forming a low resistive current path between a buried contact and a diffusion region |
| 12/27/1994 | US5376576 Method for the insulation of polysilicon film in semiconductor device |
| 12/27/1994 | US5376575 Method of making dynamic random access memory having a vertical transistor |
| 12/27/1994 | US5376573 Method of making a flash EPROM device utilizing a single masking step for etching and implanting source regions within the EPROM core and redundancy areas |
| 12/27/1994 | US5376571 Method of making contact alignment for nonvolatile memory devices |
| 12/27/1994 | US5376562 Method for forming vertical transistor structures having bipolar and MOS devices |
| 12/27/1994 | US5376561 High density electronic circuit modules |
| 12/27/1994 | US5376558 Method of fabricating a semiconductor image pickup device |
| 12/27/1994 | US5376215 Apparatus for production of extremely thin SOI film substrate |
| 12/22/1994 | WO1994029960A1 Controlled semiconductor capacitors |
| 12/22/1994 | WO1994029903A1 Laterally graded emitter for bipolar transistor |
| 12/22/1994 | WO1994029902A1 Flexcell gate array |
| 12/22/1994 | WO1994029738A1 Process and device for testing an integrated circuit soldered on a board |
| 12/22/1994 | DE4421186A1 Thin-film transistor and method for its production |
| 12/22/1994 | CA2164415A1 Process and device for testing an integrated circuit soldered on a baord |
| 12/21/1994 | EP0630151A2 Solid state image pickup device and its driving method |
| 12/21/1994 | EP0630055A2 Method for fabricating polycrystalline silicon having micro roughness on the surface |
| 12/21/1994 | EP0630052A2 MIS type semiconductor device and method for producing such semiconductor device |
| 12/21/1994 | EP0630051A1 Integrated structure bipolar switching transistor with controlled storage time |
| 12/21/1994 | EP0629951A1 Semiconductor integrated circuit with a test mode |
| 12/21/1994 | EP0629315A1 Integrated solid state light emitting and detecting array and apparatus employing said array. |
| 12/21/1994 | EP0629312A1 IMPROVED METHOD FOR ISOLATING SiO 2 LAYERS FROM PZT, PLZT, AND PLATINUM LAYERS |
| 12/21/1994 | CN1096609A Wright signal input buffer in a semiconductor integrated circuit |
| 12/20/1994 | US5375095 Semiconductor memory apparatus with reduced line widths |
| 12/20/1994 | US5375094 Nonvolatile semiconductor memory system with a plurality of erase blocks |
| 12/20/1994 | US5375092 First-in first-out memory device |
| 12/20/1994 | US5375085 Three-dimensional ferroelectric integrated circuit without insulation layer between memory layers |
| 12/20/1994 | US5375083 Semiconductor integrated circuit including a substrate having a memory cell array surrounded by a well structure |
| 12/20/1994 | US5375069 Wiring routes in a plurality of wiring layers |
| 12/20/1994 | US5374923 Power-on detecting circuit |
| 12/20/1994 | US5374901 Semiconductor device |
| 12/20/1994 | US5374862 Super buffer and DCFL circuits with Schottky barrier diode |
| 12/20/1994 | US5374851 Memory apparatus |
| 12/20/1994 | US5374849 Conductive layer connection structure of semiconductor device |
| 12/20/1994 | US5374847 Nonvolatile semiconductor memory device having a passivation film |
| 12/20/1994 | US5374840 Semiconductor device with isolated transistors |
| 12/20/1994 | US5374839 Semiconductor memory device |
| 12/20/1994 | US5374838 Semiconductor device having different impurity concentration wells |
| 12/20/1994 | US5374837 Thin film transistor array substrate acting as an active matrix substrate |
| 12/20/1994 | US5374833 Integrated circuit |
| 12/20/1994 | US5374587 Method of manufacturing optical semiconductor element |
| 12/20/1994 | US5374580 Method of forming high density DRAM having increased capacitance area due to trench etched into storage capacitor region |
| 12/20/1994 | US5374579 Method of fabricating a semiconductor DRAM |
| 12/20/1994 | US5374578 Ozone gas processing for ferroelectric memory circuits |
| 12/20/1994 | US5374577 Polysilicon undercut process for stack DRAM |
| 12/20/1994 | US5374576 Method of fabricating stacked capacitor cell memory devices |
| 12/20/1994 | US5374573 Method of forming a self-aligned thin film transistor |
| 12/20/1994 | US5374572 Method of forming a transistor having an offset channel section |
| 12/20/1994 | US5374569 Method for forming a BiCDMOS |