Patents for G06F 15 - Digital computers in general; Data processing equipment in general (227,783) |
---|
12/16/1992 | EP0518623A2 Apparatus and method for suspending and resuming software on a computer |
12/16/1992 | EP0518622A1 Apparatus and method for suspending and resuming software on a computer |
12/16/1992 | EP0518527A2 Method of reducing wasted bus bandwidth in a computer system |
12/16/1992 | EP0329725B1 Microcomputer with on-board chip selects and programmable bus stretching |
12/16/1992 | CN2125160U Counter with trauma serious degree marking function |
12/15/1992 | US5172116 A/D conversion apparatus |
12/15/1992 | CA1311561C Non-linear genetic algorithms for solving problems |
12/13/1992 | WO1992022873A1 High performance array processor |
12/09/1992 | EP0517282A1 Register allocation in an information processing apparatus |
12/09/1992 | EP0517269A2 Microcomputer with test mode switching function |
12/09/1992 | EP0517260A1 Semiconductor memory circuit having bit clear and/or register initialize function |
12/09/1992 | EP0517013A2 Information processing system capable of operating a plurality of vector pipeline sets in two different modes |
12/09/1992 | EP0516847A1 Semiconductor device |
12/09/1992 | EP0516834A1 Neural network with daisy chain control |
12/09/1992 | EP0495003A4 Keyless flat panel portable computer - computer aided notebook |
12/09/1992 | EP0329779B1 Session control in network for digital data processing system which supports multiple transfer protocols |
12/08/1992 | US5170484 Massively parallel array processing system |
12/08/1992 | US5170483 System having constant number of total input and output shift registers stages for each processor to access different memory modules |
12/08/1992 | US5170482 Improved hypercube topology for multiprocessor computer systems |
12/08/1992 | US5170473 Communication command control system between cpus |
12/08/1992 | US5170472 Dynamically changing a system i/o configuration definition |
12/08/1992 | US5170469 Data transfer apparatus and data transfer system |
12/08/1992 | US5170370 Vector bit-matrix multiply functional unit |
12/08/1992 | US5170348 Character input device having touch pen to activate input panel |
12/08/1992 | CA1311308C Processor-processor synchronization |
12/08/1992 | CA1311307C Method and circuit for implementing an arbitrary graph on a polymorphic mesh |
12/07/1992 | WO1992022030A1 Interrupt driven, separately clocked, fault tolerant processor synchronization |
12/07/1992 | CA2107083A1 Interrupt driven, separately clocked, fault tolerant processor synchronization |
12/02/1992 | EP0516266A2 Merging sorted lists |
12/02/1992 | EP0516176A2 Hierarchical structured module system |
12/02/1992 | EP0516172A2 Microprocessor with halt instruction |
12/02/1992 | EP0515836A1 Data processing system comprising a neural network |
12/02/1992 | EP0515812A1 Apparatus and method for multiple processor software development |
12/02/1992 | EP0515760A1 Communication controller having line adapters loadable with an application program |
12/02/1992 | EP0491717A4 Light apparatus for use with a compact computer video screen |
12/02/1992 | CN2123785U Pocket multi-function music caculator |
12/01/1992 | US5168573 Memory device for storing vector registers |
12/01/1992 | US5168572 System for dynamic selection of globally-determined optimal data path |
12/01/1992 | US5168570 Method and apparatus for a multiple request toggling priority system |
12/01/1992 | US5168559 Emulation system capable of complying with microcomputers having different on-chip memory capacities |
12/01/1992 | US5168555 Initial program load control |
12/01/1992 | US5168547 Distributed architecture for input/output for a multiprocessor system |
12/01/1992 | US5168151 Portable electronic device having a memory with restricted access in off-line modes |
11/26/1992 | CA2109635A1 Method of and system for accessing distributed resources on isdn |
11/25/1992 | EP0515296A1 Process and apparatus for managing network event counters |
11/25/1992 | EP0515253A1 Process for automatically determining a network configuration |
11/25/1992 | EP0514986A2 Learning method for a neural network and classification device using this method |
11/25/1992 | EP0514926A2 A moving image processor |
11/25/1992 | EP0514697A2 Split instruction paging method |
11/25/1992 | CN1066539A Common bias circuit for plurality of discrete ic's each having their own bias circuitry |
11/25/1992 | CN1066520A Computer controller with double monolithic microprocessor |
11/25/1992 | CN1019235B Method and apparatus for generating start signal for parallel-synchronous of three substantially identical data processing units |
11/24/1992 | US5167033 For monitoring message congestion |
11/24/1992 | US5167031 Variable frequency clock pulse generator for microcomputer |
11/24/1992 | US5167028 System for controlling task operation of slave processor by switching access to shared memory banks by master processor |
11/24/1992 | US5167022 Multiprocessor bus locking system with a winning processor broadcasting an ownership signal causing all processors to halt their requests |
11/24/1992 | US5167019 Apparatus and method for interconnecting a plurality of devices to a single node in a node-limited serial data bus computer network |
11/24/1992 | US5167007 Multilayered optical neural network system |
11/24/1992 | US5166897 Data processing apparatus |
11/24/1992 | US5166896 Discrete cosine transform chip using neural network concepts for calculating values of a discrete cosine transform function |
11/24/1992 | US5166674 Multiprocessing packet switching connection system having provision for error correction and recovery |
11/24/1992 | CA2062135A1 Split instruction paging method and means |
11/19/1992 | EP0514043A2 Computing system |
11/19/1992 | EP0514024A2 Method and apparatus for an improved memory architecture |
11/19/1992 | EP0513976A2 A video camera having an adaptive automatic iris control circuit |
11/19/1992 | EP0513826A2 Method for measuring AC specifications of microprocessor |
11/19/1992 | EP0513635A2 Information processing apparatus for controlling window positions |
11/19/1992 | EP0513601A1 Graphical workstation for integrated security system |
11/19/1992 | EP0513519A1 Memory system for multiprocessor systems |
11/19/1992 | EP0513206A1 Networked facilities management system. |
11/19/1992 | EP0513188A1 Optical character recognition neural network system for machine-printed characters |
11/18/1992 | CN1019154B System management apparatus for multiprocessor system |
11/18/1992 | CN1019152B Interface between processor and special instruction processor in digital data processing system |
11/18/1992 | CN1019149B Microcomputer system including microprocessor reset circuit |
11/17/1992 | US5165038 Global registers for a multiprocessor system |
11/17/1992 | US5165030 Method and system for dynamic creation of data stream based upon system parameters and operator selections |
11/17/1992 | US5165027 Microprocessor breakpoint apparatus |
11/17/1992 | US5165023 Parallel processing system with processor array and network communications system for transmitting messages of variable length |
11/17/1992 | US5165020 Terminal device session management protocol |
11/17/1992 | US5165018 Self-configuration of nodes in a distributed message-based operating system |
11/17/1992 | US5165009 Neural network processing system using semiconductor memories |
11/17/1992 | US5164918 Integrated circuit |
11/17/1992 | US5164887 Pocket size electronic device having x- and y-drivers separately arranged in cover and body |
11/17/1992 | CA1310428C Single node image for a multiple processor network node |
11/14/1992 | WO1992021098A1 Method and apparatus for pattern classification using distributed adaptive fuzzy windows |
11/14/1992 | CA2087266A1 Method and apparatus for pattern classification using distributed adaptive fuzzy windows |
11/14/1992 | CA2064164A1 Method for interconnecting and system of interconnected processing elements |
11/12/1992 | WO1992020177A1 Routing technique for a hierarchical interprocessor-communication network between massively-parallel processors |
11/12/1992 | WO1992020045A1 Transaction systems |
11/12/1992 | WO1992020029A1 Neural network incorporating difference neurons |
11/12/1992 | DE4215179A1 Synaptic processor for neural network - initialises input expectation limited by maximum and neutral expectations then modifies expectation using increase and reduction terms |
11/11/1992 | EP0512685A1 Quadrature bus protocol for carrying out transactions in a computer system |
11/11/1992 | EP0512007A1 Cluster architecture for a highly parallel scalar/vector multiprocessor system |
11/11/1992 | EP0301086B1 Image understanding machine |
11/10/1992 | US5163156 Method for distributing messages through a mapping table which includes for each originating device a sequential list of corresponding destination devices |
11/10/1992 | US5163149 Combining switch for reducing accesses to memory and for synchronizing parallel processes |
11/10/1992 | US5163138 Protocol for read write transfers via switching logic by transmitting and retransmitting an address |
11/10/1992 | US5163133 Parallel processing system having a broadcast, result, and instruction bus for transmitting, receiving and controlling the computation of data |
11/10/1992 | US5163131 Parallel i/o network file server architecture |
11/10/1992 | US5163120 Second nearest-neighbor communication network for synchronous vector processor, systems and methods |