Patents for H01L 27 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate (229,248) |
---|
12/13/2005 | US6974952 Radiation detector |
12/13/2005 | US6974946 Transmission stacked photodetector |
12/13/2005 | US6974944 CMOS image sensor permitting increased light sensitivity from amplification of pixel detection signals |
12/13/2005 | US6974943 Active pixel cell using negative to positive voltage swing transfer transistor |
12/13/2005 | US6974760 Methods for transferring a useful layer of silicon carbide to a receiving substrate |
12/13/2005 | US6974759 Method for making a stacked comprising a thin film adhering to a target substrate |
12/13/2005 | US6974754 Semiconductor device including ferroelectric capacitors and fabricating method thereof |
12/13/2005 | US6974752 Methods of fabricating integrated circuit devices having uniform silicide junctions |
12/13/2005 | US6974748 Semiconductor device with split gate electrode structure and method for manufacturing the semiconductor device |
12/13/2005 | US6974747 Method of manufacturing semiconductor device |
12/13/2005 | US6974746 Method of manufacturing a nonvolatile semiconductor memory device having a stacked gate structure |
12/13/2005 | US6974744 Fringing capacitor structure |
12/13/2005 | US6974742 Method for fabricating complementary metal oxide semiconductor image sensor |
12/13/2005 | US6974740 Symmetric inducting device for an integrated circuit having a ground shield |
12/13/2005 | US6974739 Fabrication of dielectric on a gate surface to insulate the gate from another element of an integrated circuit |
12/13/2005 | US6974737 Schottky barrier CMOS fabrication method |
12/13/2005 | US6974736 Method of forming FET silicide gate structures incorporating inner spacers |
12/13/2005 | US6974734 Process for manufacturing a memory device, in particular a phase change memory, including a silicidation step |
12/13/2005 | US6974732 Semiconductor device method of manufacturing |
12/13/2005 | US6974729 Integrated semiconductor fin device and a method for manufacturing such device |
12/13/2005 | US6974717 Solid state image device and including an optical lens and a microlens |
12/13/2005 | US6974715 Method for manufacturing CMOS image sensor using spacer etching barrier film |
12/13/2005 | US6974708 Oxidation structure/method to fabricate a high-performance magnetic tunneling junction MRAM |
12/13/2005 | US6974219 Zero reflectance design for tilted devices |
12/13/2005 | US6973957 Continuous casting mold, a shorter side thereof and method of exchanging the shorter side frame |
12/08/2005 | WO2005117420A1 Solid-state imaging device |
12/08/2005 | WO2005117262A1 Optically rearrangeable logic circuit |
12/08/2005 | WO2005117158A1 Light-emitting diode and method for the production of a light-emitting diode |
12/08/2005 | WO2005117144A2 Gate driver output stage with bias circuit for high and wide operating voltage range |
12/08/2005 | WO2005117133A2 Esd-protection structures for semiconductor components |
12/08/2005 | WO2005117131A1 Electric device with vertical component |
12/08/2005 | WO2005117126A1 Method for forming fine particle array on substrate and semiconductor element |
12/08/2005 | WO2005117124A2 Non-contact pumping light emitters non-radiative energy transfer |
12/08/2005 | WO2005117123A1 Soi substrate and method for producing same |
12/08/2005 | WO2005117122A1 Process for producing simox substrate and simox substrate produced by the process |
12/08/2005 | WO2005117121A2 Memory arrays; methods of forming memory arrays; and methods of forming contacts to bitlines |
12/08/2005 | WO2005117120A1 Semiconductor device and process for fabricating the same |
12/08/2005 | WO2005117119A1 Semiconductor device and its fabricating process |
12/08/2005 | WO2005117118A1 Semiconductor device |
12/08/2005 | WO2005117116A1 Semiconductor device |
12/08/2005 | WO2005117115A1 Chips with useful lines and dummy lines |
12/08/2005 | WO2005117103A1 Semiconductor device and process for fabricating the same |
12/08/2005 | WO2005117102A2 Low-voltage single-layer polysilicon eeprom memory cell |
12/08/2005 | WO2005117026A1 Resistive memory cell arrangement |
12/08/2005 | WO2005117025A1 Integrated semiconductor memory with organic selection transistor |
12/08/2005 | WO2005117024A1 Integrated semiconductor memory comprising an organic selector transistor |
12/08/2005 | WO2005117022A1 Reversed magnetic tunneling junction for power efficient byte writing of mram |
12/08/2005 | WO2005116969A2 Improved tuned microcavity color oled display |
12/08/2005 | WO2005116745A1 Active matrix substrate, method for correcting a pixel deffect therein and manufacturing method thereof |
12/08/2005 | WO2005116720A1 Mems device having time-varying control |
12/08/2005 | WO2005116089A1 Light emitting apparatus and method for curing inks, coatings and adhesives |
12/08/2005 | WO2005057903A3 Apparatus and a method for low noise sensing |
12/08/2005 | WO2005013309A3 Multi-mode charged particle beam device |
12/08/2005 | WO2004086528A3 Field-effect electrodes for organic, optoelectronic components |
12/08/2005 | US20050273749 Structured ASIC device with configurable die size and selectable embedded functions |
12/08/2005 | US20050273744 Ic tiling pattern method, ic so formed and analysis method |
12/08/2005 | US20050272272 Semiconductor device and method for manufacturing the same |
12/08/2005 | US20050272270 Method for making a semiconductor device with a high-k gate dielectric and metal layers that meet at a P/N junction |
12/08/2005 | US20050272268 Method of producing substrate having patterned organosilane layer and method of using the substrate having the patterned organosilane layer |
12/08/2005 | US20050272266 Semiconductor device and its manufacturing method |
12/08/2005 | US20050272263 Roll to roll manufacturing of organic solar modules |
12/08/2005 | US20050272251 Methods of fabricating integrated circuit devices including self-aligned contacts with increased alignment margin |
12/08/2005 | US20050272250 Method of forming self-aligned contact and method of manufacturing semiconductor memory device by using the same |
12/08/2005 | US20050272246 Integrated capacitor for RF applications |
12/08/2005 | US20050272240 Method and process intermediate for electrostatic discharge protection in flat panel imaging detectors |
12/08/2005 | US20050272234 Method for fabricating storage electrode of semiconductor device |
12/08/2005 | US20050272233 Recessed gate electrodes having covered layer interfaces and methods of forming the same |
12/08/2005 | US20050272230 Complementary analog bipolar transistors with trench-constrained isolation diffusion |
12/08/2005 | US20050272226 Semiconductor wafer having electrically connected passive device chips, passive devices and semiconductor package using the same |
12/08/2005 | US20050272219 Formation of metal-insulator-metal capacitor simultaneously with aluminum metal wiring level using a hardmask |
12/08/2005 | US20050272218 Method of forming metal lower electrode of a capacitor and method of selectively etching a metal layer for the same |
12/08/2005 | US20050272217 Self-aligned metal electrode to eliminate native oxide effect for metal insulator semiconductor (MIS) capacitor |
12/08/2005 | US20050272216 Method of making a semiconductor device, and semiconductor device made thereby |
12/08/2005 | US20050272207 Complementary analog bipolar transistors with trench-constrained isolation diffusion |
12/08/2005 | US20050272206 NROM memory device with a high-permittivity gate dielectric formed by the low temperature oxidation of metals |
12/08/2005 | US20050272205 Fabrication of dielectric on a gate surface to insulate the gate from another element of an integrated circuit |
12/08/2005 | US20050272204 Method for manufacturing NAND flash device |
12/08/2005 | US20050272203 Modified source/drain re-oxidation method and system |
12/08/2005 | US20050272202 Random access memory |
12/08/2005 | US20050272201 Improved process for forming a buried plate |
12/08/2005 | US20050272200 Bismuth titanium silicon oxide, bismuth titanium silicon oxide thin film, and method for forming the thin film |
12/08/2005 | US20050272198 Method of manufacturing nonvolatile semiconductor memory device |
12/08/2005 | US20050272195 Integrated circuit having pairs of parallel complementary finfets |
12/08/2005 | US20050272188 Strain balanced structure with a tensile strained silicon channel and a compressive strained silicon-germanium channel for CMOS performance enhancement |
12/08/2005 | US20050272181 Process for producing a flat panel radiation detector and a flat panel radiation detector |
12/08/2005 | US20050272178 Liquid crystal display device and method for fabricating the same |
12/08/2005 | US20050272175 Laser structuring for manufacture of thin film silicon solar cells |
12/08/2005 | US20050272171 Method for manufacturing ferroelectric capacitor, method for manufacturing ferroelectric memory, ferroelectric capacitor and ferroelectric memory |
12/08/2005 | US20050272170 Method of manufacturing ferroelectric film capacitor |
12/08/2005 | US20050272079 Thermal microvalves |
12/08/2005 | US20050271823 Mixing a sol-gel raw material including a hydrolysis-condensation product of a metal alkoxide (metals are Pb, Ta or Nb, and Zr, Ti, V, W, or Hf) and polycarboxylic acid or ester, and an organic solvent; and forming a salt from the sol-gel |
12/08/2005 | US20050271804 Manufacturing method of color filter film and image sensor device |
12/08/2005 | US20050271341 Imaging arrangement and method |
12/08/2005 | US20050271185 Apparatus, system, and method for optical pulse gain enhancement for high-finesse external cavity |
12/08/2005 | US20050271097 Laser irradiation method, laser irradiation apparatus, and semiconductor device |
12/08/2005 | US20050270889 Dynamic random access memory (DRAM) capable of canceling out complimentary noise development in plate electrodes of memory cell capacitors |
12/08/2005 | US20050270887 Magnetic random access memory |
12/08/2005 | US20050270886 Ferroelectric memory device and read control method thereof |
12/08/2005 | US20050270871 Semiconductor integrated circuit device, and adjustment method of semiconductor integrated circuit device |
12/08/2005 | US20050270864 Memory cell arrangement having dual memory cells |