| Patents for G06F 11 - Error detection; Error correction; Monitoring (140,345) |
|---|
| 07/11/1996 | WO1996021158A1 Microcontroller with brown-out detection |
| 07/11/1996 | CA2209602A1 Null convention threshold gate |
| 07/10/1996 | EP0721163A1 Information processing apparatus with a mode setting circuit |
| 07/10/1996 | EP0721162A2 Mirrored memory dual controller disk storage system |
| 07/10/1996 | EP0721158A1 Bidirectional printer interface |
| 07/10/1996 | EP0720759A1 Programmable redundancy/syndrome generator |
| 07/10/1996 | CN1126523A System for generating instructions for speech application |
| 07/10/1996 | CN1126522A Reset and watchdog system for a microprocessor, and appliance comprising such a microprocessor and such a system |
| 07/09/1996 | US5535411 Redundant computer system which boots one system as the primary computer from a shared drive |
| 07/09/1996 | US5535405 Microsequencer bus controller system |
| 07/09/1996 | US5535403 Method and apparatus for displaying clusters on a computer network |
| 07/09/1996 | US5535399 Solid state disk drive unit having on-board backup non-volatile memory |
| 07/09/1996 | US5535381 In a data processing system |
| 07/09/1996 | US5535367 Demultiplexing initialization data to be transferred to memory through a plurality of registers with error detection data |
| 07/09/1996 | US5535355 Controller for a storage device which allows either prestored or user defined firmware to be executed |
| 07/09/1996 | US5535354 Method for addressing a block addressable memory using a gray code |
| 07/09/1996 | US5535335 Computer implemented method |
| 07/09/1996 | US5535334 Fault-tolerant system-to-system communications system and method utilizing multiple communications methods to transfer a single message |
| 07/09/1996 | US5535331 Data processing device |
| 07/09/1996 | US5535330 System and method for error location in printed wire assemblies by external power on self test (post) commands |
| 07/09/1996 | US5535329 Computer implemented method |
| 07/09/1996 | US5535328 Method of operating a computer system |
| 07/09/1996 | US5535327 Method and apparatus for communicating formatted data from a mass storage device to a host computer |
| 07/09/1996 | US5535326 System and method for logical console verification and feedback |
| 07/09/1996 | US5535310 Recording/reproduction arrangement for data and command protocols in EDP system peripherals |
| 07/09/1996 | US5535227 Digital information error correcting apparatus for single error correcting (SEC), double error detecting (DED), single byte error detecting (SBED), and odd numbered single byte error correcting (OSBEC) |
| 07/09/1996 | US5535226 Memory device employing error correction |
| 07/09/1996 | US5535222 Method and apparatus for controlling a plurality of systems via a boundary-scan port during testing |
| 07/09/1996 | US5535165 Circuits, systems and methods for testing integrated circuit devices including logic and memory circuitry |
| 07/09/1996 | US5535162 Electrically erasable read only memory |
| 07/04/1996 | WO1996020549A1 Fault monitoring |
| 07/04/1996 | WO1996020548A1 Fault monitoring |
| 07/04/1996 | WO1996020444A1 Method and equipment for the automatic testing of electronic components |
| 07/04/1996 | WO1996020443A1 Error management processes for flash eeprom memory arrays |
| 07/04/1996 | WO1996020409A1 High-speed test-pattern transfer apparatus for semiconductor testing |
| 07/04/1996 | WO1996020103A1 Process and circuit for monitoring the functioning of a program-controlled circuit |
| 07/03/1996 | EP0720337A2 Method for highly reliable and consistent message communication |
| 07/03/1996 | EP0720303A2 In-place present state/next state registers |
| 07/03/1996 | EP0720097A2 Method for identifying untestable & redundant faults in sequential logic circuits |
| 07/03/1996 | EP0720096A2 Apparatus and method for providing continuity of operation in a system |
| 07/03/1996 | EP0720095A1 Fault tolerant computer system |
| 07/03/1996 | EP0720094A2 Circuit for reassigning the power-on processor in a multiprocessing system |
| 07/03/1996 | EP0720093A1 Microprocessor and debug system |
| 07/03/1996 | EP0720092A1 Microprocessor with debugging system |
| 07/03/1996 | EP0720087A1 Apparatus and method for a memory extension stack in a data processing system |
| 07/03/1996 | EP0719689A2 Controller having a fail safe function, automatic train controller, and system using the same |
| 07/03/1996 | EP0719431A1 Scan test circuit using fast transmission gate switch |
| 07/03/1996 | EP0546339B1 Distributed control system |
| 07/03/1996 | CN1125990A Method for minimizing uncertainty in computer software processes allowing for automatic identification of faults locations and locations for modifications due to new system requirements with introdu.. |
| 07/02/1996 | US5533198 Direction order priority routing of packets between nodes in a networked system |
| 07/02/1996 | US5533197 Method to assess electromigration and hot electron reliability for microprocessors |
| 07/02/1996 | US5533195 Testing tool for diagnosing defective computer system devices |
| 07/02/1996 | US5533193 Method of saving machine fault information including transferring said information to another memory when an occurrence of predetermined events or faults of a reproduction machine is recognized |
| 07/02/1996 | US5533192 Computer program debugging system and method |
| 07/02/1996 | US5533191 Computer system comprising a plurality of terminal computers capable of backing up one another on occurrence of a fault |
| 07/02/1996 | US5533190 Method for maintaining parity-data consistency in a disk array |
| 07/02/1996 | US5533189 System and method for error correction code generation |
| 07/02/1996 | US5533188 Fault-tolerant processing system |
| 07/02/1996 | US5533079 Inventory monitoring apparatus |
| 07/02/1996 | US5533039 Fault tolerant fiber optic protocol for determining beginning of data |
| 07/02/1996 | US5533037 Latency error detection circuit for a measurement system |
| 07/02/1996 | US5533036 Digital memory |
| 07/02/1996 | US5533035 Error detection and correction method and apparatus |
| 07/02/1996 | US5532962 Solid-state memory system |
| 07/02/1996 | US5531611 Connector module for local area network |
| 07/02/1996 | CA2009548C Single physical main storage shared by two or more processors executing respective operating systems |
| 06/27/1996 | WO1996019770A1 Method and apparatus for enhancing the fault-tolerance of a network |
| 06/27/1996 | WO1996019769A1 Method and mechanism for maintaining integrity within scsi bus with hot insertion |
| 06/27/1996 | WO1996019768A1 Deducing device |
| 06/27/1996 | WO1996019765A1 System power consumption tracking and reporting |
| 06/27/1996 | DE4446518A1 Signal processing system |
| 06/27/1996 | DE4446314A1 Verfahren und Schaltungsanordnung zur Überwachung der Funktion einer programmgesteuerten Schaltung Method and circuit arrangement for monitoring the function of a program-controlled circuit |
| 06/27/1996 | DE4445802A1 Connector for hard disk storage system |
| 06/27/1996 | DE4401168C2 Vorrichtung zur fehlertoleranten Ausführung von Programmen Apparatus for fault-tolerant execution of programs |
| 06/27/1996 | DE19521357A1 Error detection method for on-line debugger |
| 06/26/1996 | EP0719000A1 Method and apparatus for testing communication systems using recorded test message frames |
| 06/26/1996 | EP0718770A1 Method and apparatus for communicating between master and slave electronic devices where the slave device may be hazardous |
| 06/26/1996 | EP0718766A2 Method of operating a disk drive array |
| 06/26/1996 | EP0718765A2 Multi-flow disc array |
| 06/26/1996 | EP0718764A2 Bytecode program interpreter apparatus and method with pre-verification of data type restrictions |
| 06/26/1996 | EP0718763A1 System and method of debugging in a data processor |
| 06/26/1996 | EP0570513A4 Hierarchical distributed knowledge based machine initiated maintenance system |
| 06/26/1996 | EP0570505A4 Knowledge based machine initiated maintenance system |
| 06/26/1996 | CN1125349A Device patching fault dynamic RAM by using cache buffer memory |
| 06/25/1996 | US5530964 Optimizing assembled code for execution using execution statistics collection, without inserting instructions in the code and reorganizing the code based on the statistics collected |
| 06/25/1996 | US5530960 Disk drive controller accepting first commands for accessing composite drives and second commands for individual diagnostic drive control wherein commands are transparent to each other |
| 06/25/1996 | US5530949 Transmission equipment |
| 06/25/1996 | US5530948 System and method for command queuing on raid levels 4 and 5 parity drives |
| 06/25/1996 | US5530946 Processor failure detection and recovery circuit in a dual processor computer system and method of operation thereof |
| 06/25/1996 | US5530942 Graphic and text interactive user interface for a program execution analyzer |
| 06/25/1996 | US5530938 Non-volatile memory card device having flash EEPROM memory chips with designated spare memory chips and the method of rewriting data into the memory card device |
| 06/25/1996 | US5530879 Computer system having power management processor for switching power supply from one state to another responsive to a closure of a switch, a detected ring or an expiration of a timer |
| 06/25/1996 | US5530877 Apparatus for providing continuity of operation in a computer |
| 06/25/1996 | US5530855 In a transaction processing system |
| 06/25/1996 | US5530851 Early commit timestamp computer database protocol |
| 06/25/1996 | US5530847 System and method for loading compressed embedded diagnostics |
| 06/25/1996 | US5530815 Apparatus and method for verifying the order and operation of a data processing device when asynchronous commands are held in a command queue |
| 06/25/1996 | US5530809 Router for parallel computer including arrangement for redirecting messages |
| 06/25/1996 | US5530805 Failure analysis device for memory devices |
| 06/25/1996 | US5530804 Superscalar processor with plural pipelined execution units each unit selectively having both normal and debug modes |