| Patents for H04L 7 - Arrangements for synchronising receiver with transmitter (36,432) |
|---|
| 04/23/2003 | CN1413395A Method for synchronizing CDMA receiver signal |
| 04/23/2003 | CN1413394A Site diversity method, method for feceiving digital satellite broadcast, and receiver for digital satellite broadcast |
| 04/23/2003 | CN1413384A Systems and methods for holdover circuits in phase locked loops |
| 04/23/2003 | CN1412948A Phase conversion bimodulux prescaler circuit with device for reducing power consumption |
| 04/23/2003 | CN1106762C Circuit for detecting data segment synchronizing signal |
| 04/22/2003 | US6553506 Information processing device and electronic equipment |
| 04/22/2003 | US6553505 Method and apparatus for performing clock timing de-skew |
| 04/22/2003 | US6553503 Circuitry, architecture and method(s) for synchronizing data |
| 04/22/2003 | US6553087 Interpolating bandpass filter for packet-data receiver synchronization |
| 04/22/2003 | US6553085 Means and method for increasing performance of interference-suppression based receivers |
| 04/22/2003 | US6553066 Time error compensation arrangement and multi-carrier modem comprising the arrangement |
| 04/22/2003 | US6552619 Multi-channel clock recovery circuit |
| 04/22/2003 | CA2310709C Method for time coordination of the transmission of data on a bus |
| 04/17/2003 | WO2003032641A2 System and method for the transmission of digital data |
| 04/17/2003 | WO2003032592A2 Circuit for evaluating a digitally coded signal |
| 04/17/2003 | WO2003032569A1 A method of server initiated synchronization in a synchronization system where the request message from the server has a maximum size |
| 04/17/2003 | WO2003032568A2 Method and device for the synchronisation of data transmission between two circuits |
| 04/17/2003 | WO2003032567A1 Serial data transferring apparatus |
| 04/17/2003 | WO2003032565A2 Frame synchtonization within a communication system |
| 04/17/2003 | WO2003032540A2 Method and apparatus for digital data synchronization |
| 04/17/2003 | WO2003032512A1 Acquisition circuit for low chip rate option for mobile telecommunication system |
| 04/17/2003 | WO2002043319A8 Communications architecture for storage-based devices |
| 04/17/2003 | WO2002023775A3 Method of synchronising data |
| 04/17/2003 | US20030074629 Data synchronization within a communication system |
| 04/17/2003 | US20030074593 Apparatus and method for asynchronously interfacing high-speed clock domain and low-speed clock domain |
| 04/17/2003 | US20030072361 Method and circuit of digital measurement of the phase of a sinusoidal signal |
| 04/17/2003 | US20030072357 Acquisition circuit for low chip rate option for mobile telecommunication system |
| 04/17/2003 | US20030072332 Intelligent delay insertion based on transition |
| 04/16/2003 | EP1303046A1 Inject synchronous narrowband reproducible phase locked loop |
| 04/16/2003 | EP1031203A4 Delay locked loop circuitry for clock delay adjustment |
| 04/16/2003 | CN1411649A Selection of equaliser according to mobile communication rate |
| 04/16/2003 | CN1411641A Method of chip interleaving in direct sequence spread spectrum communications |
| 04/16/2003 | CN1411639A Method and device for synchronising mobile radio receiver with frame structure of radio signal |
| 04/16/2003 | CN1411636A Radio communication system |
| 04/16/2003 | CN1106108C Apparatus for generating variable frequency synchronous signal |
| 04/16/2003 | CN1106098C Device and method for converting data transfer rate in communication of digital audio/video data |
| 04/16/2003 | CN1106097C Frame aligner including two buffers |
| 04/16/2003 | CN1106077C Universal input data sampling circuit and method thereof |
| 04/15/2003 | US6549604 Clock recovery and detection of rapid phase transients |
| 04/15/2003 | US6549598 Clock signal extraction circuit |
| 04/15/2003 | US6549596 Fully digital phase aligner |
| 04/15/2003 | US6549595 High-speed serial data communication system |
| 04/15/2003 | US6549593 Interface apparatus for interfacing data to a plurality of different clock domains |
| 04/15/2003 | US6549589 Digital audio broadcasting receiver |
| 04/15/2003 | US6549571 Circuitry and method for duty measurement |
| 04/15/2003 | US6549565 Code division multiple access system and method of operation with improved signal acquisition and processing |
| 04/15/2003 | US6549564 Random access in a mobile telecommunications system |
| 04/15/2003 | US6549242 Combining adjacent TV channels for transmission by a common antenna |
| 04/15/2003 | US6549064 Efficient charge pump apparatus |
| 04/15/2003 | CA2296091C Method and apparatus for adaptive control of forward error correction codes |
| 04/10/2003 | WO2003030479A1 Parallel data communication having skew intolerant data groups and data validity indicator |
| 04/10/2003 | WO2003030389A1 Code tracking loop with automatic power normalization |
| 04/10/2003 | WO2003030368A1 Compensating for differences between clock signals |
| 04/10/2003 | WO2002029981A3 Bit-rate and format insensitive all-optical circuit for reshaping, regeneration and retiming of optical pulse streams |
| 04/10/2003 | US20030070123 Apparatus and method for recalibrating a source-synchronous pipelined self-time interface |
| 04/10/2003 | US20030068003 Switched phase dual-modulus prescaler circuit having means for reducing power consumption |
| 04/10/2003 | US20030067999 Method and apparatus for detecting data sequences |
| 04/10/2003 | US20030067967 Interference signal apparatus and interference signal canceling method |
| 04/10/2003 | US20030067873 Communications network and method of controlling the communication network |
| 04/10/2003 | US20030067333 Digital phase control using first and second delay lines |
| 04/10/2003 | US20030067325 Current mode bidirectional port with data channel used for synchronization |
| 04/10/2003 | CA2462504A1 Code tracking loop with automatic power normalization |
| 04/10/2003 | CA2457499A1 Compensating for differences between clock signals |
| 04/09/2003 | EP1299979A1 Direct digital synthesis in a qam demodulator |
| 04/09/2003 | EP1299966A1 Functional separation of internal and external controls in network devices |
| 04/09/2003 | EP1185933B1 Redundant synchronous clock distribution for computer systems |
| 04/09/2003 | EP1137996B1 Method and apparatus for high speed data capture using bit-to-bit timing correction, and memory device using same |
| 04/09/2003 | CN1409910A Radio receiving system and synchronization detection method |
| 04/09/2003 | CN1409909A System for setting transmission protocol based on detected Baud rate |
| 04/09/2003 | CN1409837A System and method for fault-tolerant clock synchronization using interactive convergence |
| 04/09/2003 | CN1409575A Vocoder system using multiple port routing to communicate and its business frame exchanging method |
| 04/09/2003 | CN1409500A Method and device for transferring multiple kinds of service information based on synchronous transmission system |
| 04/09/2003 | CN1409490A Shake-removing circuit based on digital lock phase loop |
| 04/09/2003 | CN1105436C Power saving method for providing synchronization in communications system |
| 04/08/2003 | US6546065 Frame synchronous circuit |
| 04/08/2003 | US6546064 Synchronization acquiring method synchronization acquiring apparatus |
| 04/08/2003 | US6546025 Method and device for transmitting data frames |
| 04/08/2003 | US6545617 Asynchronous serial data receiving device and asynchronous serial data transmitting device |
| 04/08/2003 | US6545547 Method for tuning a VCO using a phase lock loop |
| 04/08/2003 | US6545546 PLL circuit and optical communication reception apparatus |
| 04/08/2003 | US6545532 Timing recovery circuit in a QAM demodulator |
| 04/08/2003 | US6545507 Fast locking CDR (clock and data recovery circuit) with high jitter tolerance and elimination of effects caused by metastability |
| 04/08/2003 | CA2296078C Multicarrier demux/demod (mcdd) wireless network architecture |
| 04/05/2003 | CA2406578A1 Switched phase dual-modulus prescaler circuit having means for reducing power consumption |
| 04/03/2003 | WO2003028399A1 Cell search method and communication terminal apparatus |
| 04/03/2003 | WO2003028374A1 Synchronization of multiple cable modem termination systems |
| 04/03/2003 | WO2003028327A2 Efficient methods for filtering to avoid inter-symbol interference and processing digital signals having large frequency guard bands |
| 04/03/2003 | WO2003028267A1 Mitigating nonlinear transmission impairments in fiber-optic communications systems |
| 04/03/2003 | US20030066088 Bidirectional trunk amplifier and cable modem for cable hybrid fiber and coax network which utilizes an upstream pilot signal |
| 04/03/2003 | US20030066023 Asymmetric error correction apparatus and method, and clock recovering apparatus for optical reading system employing the same |
| 04/03/2003 | US20030066008 Coding apparatus and decoding apparatus for transmission/storage of information |
| 04/03/2003 | US20030066007 Coding apparatus and decoding apparatus for transmission/storage of information |
| 04/03/2003 | US20030065988 Circuit and method for adjusting the clock skew in a communications system |
| 04/03/2003 | US20030065987 Parallel data communication realignment of data sent in multiple groups |
| 04/03/2003 | US20030065962 Global I/O timing adjustment using calibrated delay elements |
| 04/03/2003 | US20030065859 Fibre channel transceiver |
| 04/03/2003 | US20030063698 Optical synchronous coding system |
| 04/03/2003 | US20030063692 Variable sampling data output circuit |
| 04/03/2003 | US20030063657 Code tracking loop with automatic power normalization |
| 04/03/2003 | US20030063627 Synchronization control device |