| Patents for H03K 19 - Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits (41,996) |
|---|
| 12/11/1984 | US4488061 Drive circuit |
| 12/11/1984 | EP0039733A4 Quiet row select circuitry. |
| 12/11/1984 | CA1179428A1 Earom cell matrix and logic arrays with common memory gate |
| 12/05/1984 | EP0127347A2 Wide bandwidth signal coupling circuit having a variable DC voltage-level shift from input to output |
| 12/05/1984 | EP0126788A1 MOS push-pull bootstrap driver |
| 12/04/1984 | US4486753 Bus line drive circuit |
| 12/04/1984 | US4486674 Three state gate having enhanced transition to an active low |
| 12/04/1984 | US4486671 Voltage level shifting circuit |
| 12/04/1984 | US4486670 Monolithic CMOS low power digital level shifter |
| 11/28/1984 | EP0126322A1 Testable array logic device |
| 11/27/1984 | USRE31749 Class B FET amplifier circuit |
| 11/27/1984 | US4485318 Interface circuit for an integrated injection logic circuit |
| 11/27/1984 | US4485317 Dynamic TTL input comparator for CMOS devices |
| 11/27/1984 | US4485316 Logic inverter, and a multi-output logic operator derived from this inverter, using at least two low-voltage-threshold field-effect transistors |
| 11/21/1984 | EP0125733A1 Complementary IGFET circuit arrangement |
| 11/21/1984 | EP0125646A1 A biasing circuit for multifunction bipolar integrated circuits |
| 11/21/1984 | EP0125504A1 Bipolar transistor MOS transistor hybrid semiconductor integrated circuit device |
| 11/20/1984 | US4484329 Apparatus for the dynamic in-circuit element-to-element comparison testing of electronic digital circuit elements |
| 11/20/1984 | US4484268 Apparatus and method for decoding an operation code using a plurality of multiplexed programmable logic arrays |
| 11/20/1984 | US4484092 MOS Driver circuit having capacitive voltage boosting |
| 11/20/1984 | US4484091 Exclusive-OR circuit |
| 11/13/1984 | US4482822 Semiconductor chip selection circuit having programmable level control circuitry using enhancement/depletion-mode MOS devices |
| 11/13/1984 | US4482821 Superconductive logic circuit |
| 11/06/1984 | US4481430 Power supply threshold activation circuit |
| 11/06/1984 | US4481427 TTL Circuit having delay means for delaying the operation until the supply voltage reaches a certain threshold |
| 10/31/1984 | EP0123586A1 Tri-state driver circuit for automatic test equipment |
| 10/31/1984 | EP0123335A1 High speed drive circuit |
| 10/31/1984 | EP0122946A1 CMOS - Full binary adder |
| 10/24/1984 | EP0122371A1 Semiconductor device |
| 10/24/1984 | EP0122363A2 A re-programmable PLA |
| 10/23/1984 | US4479202 Memory circuit |
| 10/23/1984 | US4479067 Output buffer circuit |
| 10/17/1984 | EP0121647A2 Dynamic data reprogrammable PLA |
| 10/16/1984 | US4477741 Dynamic output impedance for 3-state drivers |
| 10/16/1984 | US4477740 Emitter-coupled logic circuit device |
| 10/16/1984 | US4477736 Semiconductor integrated circuit device including means for reducing the amount of potential variation on a reference voltage line |
| 10/16/1984 | US4477735 Fast MOS driver stage for digital signals |
| 10/16/1984 | CA1176372A1 Substrate bias generator |
| 10/11/1984 | WO1984004009A1 Ttl-ecl input translation with and/nand function |
| 10/11/1984 | EP0084558A4 Monolithically merged field effect transistor and bipolar junction transistor. |
| 10/10/1984 | EP0121424A2 Gate array LSI device |
| 10/10/1984 | EP0121217A2 Output buffer circuit |
| 10/10/1984 | EP0120992A2 AND-gate driver circuit |
| 10/09/1984 | US4476403 Low level logic to high level logic translator having improved high state drive |
| 10/09/1984 | CA1175918A1 Storage logic/array (sla) circuit |
| 10/03/1984 | EP0120529A1 Integrated logic circuit |
| 10/03/1984 | EP0120162A2 Electronic identification system |
| 10/02/1984 | US4475050 TTL To CMOS input buffer |
| 10/02/1984 | CA1175503A1 Cmos turn-on circuit |
| 09/26/1984 | EP0119929A2 TTL output stage |
| 09/26/1984 | EP0119655A2 Level adaptation circuit |
| 09/26/1984 | EP0119352A2 Memory output circuit |
| 09/26/1984 | EP0119249A1 High-speed schottky ttl gate apparatus. |
| 09/25/1984 | US4473762 Semiconductor integrated circuit with a response time compensated with respect to temperature |
| 09/25/1984 | US4473760 Fast digital sample resolution circuit |
| 09/25/1984 | US4473759 Power sensing circuit and method |
| 09/25/1984 | US4473758 Substrate bias control circuit and method |
| 09/19/1984 | EP0119059A2 Semiconductor integrated circuit with gate-array arrangement |
| 09/18/1984 | US4472648 Transistor circuit for reducing gate leakage current in a JFET |
| 09/18/1984 | US4472647 Circuit for interfacing with both TTL and CMOS voltage levels |
| 09/18/1984 | US4472643 Dynamic signal generation circuit |
| 09/11/1984 | US4471290 Substrate bias generating circuit |
| 09/11/1984 | US4471242 TTL to CMOS Input buffer |
| 09/11/1984 | US4471241 Semiconductor integrated circuit for interfacing I2 L with high-powered circuitry |
| 09/11/1984 | US4471240 Power-saving decoder for memories |
| 09/11/1984 | US4471239 TTL Fundamental logic circuit |
| 09/11/1984 | US4471238 Current-driven logic circuits |
| 09/11/1984 | EP0112895A4 A voltage detecting and translating circuit. |
| 09/04/1984 | US4470061 Integrated injection logic |
| 09/04/1984 | US4469963 Monolithically integrated semiconductor circuit including I2 L cells and other circuit parts |
| 09/04/1984 | US4469960 Voltage translating circuit |
| 09/04/1984 | US4469959 Input buffer |
| 09/04/1984 | CA1173947A1 Three stage minimum configuration conditionally non- blocking matrix |
| 08/30/1984 | WO1984003403A1 Mos depletion load circuit |
| 08/29/1984 | EP0116820A2 Complementary MOS circuit |
| 08/29/1984 | EP0116762A1 Reforming digital signals in integrated circuits |
| 08/29/1984 | EP0116689A1 Regulated substrate voltage generator |
| 08/28/1984 | US4468735 Highly integrated programmable logic array utilizing AND and OR arrays |
| 08/28/1984 | US4468576 Inverter circuit having transistors operable in a shallow saturation region for avoiding fluctuation of electrical characteristics |
| 08/28/1984 | US4468575 Logic circuit in 2-phase MOS-technology |
| 08/28/1984 | US4468574 Dual gate CMOS transistor circuits having reduced electrode capacitance |
| 08/28/1984 | CA1173521A1 Control circuit for semiconductor element with control electrode |
| 08/28/1984 | CA1173518A1 Protection circuit for a data driver |
| 08/22/1984 | EP0116416A2 Gas discharge logic device for use with AC plasma panel |
| 08/22/1984 | EP0116287A2 Dynamic re-programmable PLA |
| 08/22/1984 | EP0116160A1 Turbocharger having bearings at the ends of its shaft and an uncooled gas conduit |
| 08/21/1984 | US4467439 OR Product term function in the search array of a PLA |
| 08/21/1984 | US4467223 Enable gate for 3 state circuits |
| 08/21/1984 | CA1173143A1 Transfer bus matrix |
| 08/16/1984 | WO1984003185A1 Substrate bias control circuit and method |
| 08/16/1984 | WO1984003181A1 Short-protected buffer circuit |
| 08/15/1984 | EP0115834A2 Racefree CMOS clocked logic circuit |
| 08/14/1984 | US4465945 Tri-state CMOS driver having reduced gate delay |
| 08/14/1984 | US4465944 Three state input circuits |
| 08/07/1984 | US4464590 Memory system current sense amplifier circuit |
| 08/07/1984 | US4464589 IL Buffer having higher breakdown levels |
| 08/02/1984 | WO1984002988A1 System and method for stabilizing asynchronous state machines |
| 08/01/1984 | EP0114476A2 Improvements in or relating to driver circuits |
| 08/01/1984 | EP0114320A2 Voltage offset producing circuit for use with a line receiver or the like |
| 08/01/1984 | EP0114256A2 Improved TTL circuit |