Patents for H01L 27 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate (229,248) |
---|
07/04/1995 | US5430389 Output circuit with a current injection circuit including a reference voltage generator |
07/04/1995 | US5430320 Thin film transistor having a lightly doped drain and an offset structure for suppressing the leakage current |
07/04/1995 | US5430319 Resistor-capacitor-transistor type integrated circuit, method for the manufacture of such a circuit and application to an oscillator |
07/04/1995 | US5430318 BiCMOS SOI structure having vertical BJT and method of fabricating same |
07/04/1995 | US5430313 Transistor with an offset gate structure |
07/04/1995 | US5430312 Charge modulated device |
07/04/1995 | US5430298 CT array with improved photosensor linearity and reduced crosstalk |
07/04/1995 | US5430294 Staring focal plane array architecture for multiple applications |
07/04/1995 | US5429988 Process for producing high density conductive lines |
07/04/1995 | US5429980 Method of forming a stacked capacitor using sidewall spacers and local oxidation |
07/04/1995 | US5429978 Method of forming a high density self-aligned stack in trench |
07/04/1995 | US5429977 Method for forming a vertical transistor with a stacked capacitor DRAM cell |
07/04/1995 | US5429976 Self-aligned method for forming polysilicon word lines on top of gate electrodes to increase capacitance of a stacked capacitor in a DRAM cell |
07/04/1995 | US5429975 Method of implanting during manufacture of ROM device |
07/04/1995 | US5429974 Post passivation mask ROM programming method |
07/04/1995 | US5429972 Method of fabricating a capacitor with a textured polysilicon interface and an enhanced dielectric |
07/04/1995 | US5429971 Method of making single bit erase flash EEPROM |
07/04/1995 | US5429969 Process for forming electrically programmable read-only memory cell with a merged select/control gate |
07/04/1995 | US5429968 Method of forming a mask programmable read only memory device with multi-level memory cell array |
07/04/1995 | US5429965 Method for manufacturing a semiconductor memory |
07/04/1995 | US5429963 Twin-tub complementary heterostructure field effect transistor fab process |
07/04/1995 | US5429961 Method for manufacturing a thin film transistor |
07/04/1995 | US5429958 Process for forming twin well CMOS integrated circuits |
07/04/1995 | US5429955 Method for constructing semiconductor-on-insulator |
06/29/1995 | WO1995017768A1 Address line repair structure and method for thin film imager devices |
06/29/1995 | WO1995017767A1 Repair line structure for thin film electronic devices |
06/29/1995 | DE4446983A1 Mfg. capacitor with higher capacitance for semiconductor device |
06/29/1995 | DE4400033C1 Dynamic random access memory cell mfr. |
06/28/1995 | EP0660525A1 Tree structure with logic gates of the type "Exclusive-OR" and frequency multiplier using the same |
06/28/1995 | EP0660524A1 Integrated exclusive-OR logic gate |
06/28/1995 | EP0660421A2 Photoelectric converter, its driving method, and system including the photoelectric converter |
06/28/1995 | EP0660415A1 Stacked high voltage transistor unit |
06/28/1995 | EP0660414A1 Semiconductor device |
06/28/1995 | EP0660413A2 Electrically programmable read only memory array |
06/28/1995 | EP0660412A1 Switching element with memory provided with Schottky tunnelling barrier |
06/28/1995 | EP0660411A2 Integrated semiconductor circuit with capacitors having exactly defined capacities |
06/28/1995 | EP0660410A2 Improvements in or relating to multi-slot input/outputs |
06/28/1995 | EP0660409A1 Method for fabricating integrated circuits |
06/28/1995 | EP0660402A1 Integrated structure pad assembly for wire bonding on active area in power semiconductor devices, particularly with cellular structure, and manufacturing process therefor |
06/28/1995 | EP0660395A2 Self-aligned contact with zero offset to gate |
06/28/1995 | EP0660394A1 CMOS integrated circuit fabrication |
06/28/1995 | EP0660390A2 Isolation structure using liquid phase oxide deposition |
06/28/1995 | EP0660386A1 Test structure for integrated circuit |
06/28/1995 | EP0660140A1 Method for making a relief structure on a substrate from semiconductor material |
06/28/1995 | EP0659910A2 Semiconductor device and method of fabricating the same |
06/28/1995 | EP0659564A2 Ink jet head cartridge and ink jet apparatus |
06/28/1995 | EP0659282A1 Color filter system for display panels |
06/28/1995 | EP0473765B1 Image sensor |
06/28/1995 | EP0417484B1 Semiconductor memory device and process for making the same |
06/28/1995 | CN1029159C Method for increasing selectivity stability of gas sensory element |
06/27/1995 | US5428580 Nonvolatile semiconductor memory having an address-transition-detection circuit |
06/27/1995 | US5428572 Program element for use in redundancy technique for semiconductor memory device |
06/27/1995 | US5428570 Nonvolatile semiconductor memory device |
06/27/1995 | US5428550 Hierarchical hardware flowchart using symbolic macros |
06/27/1995 | US5428498 Office environment level electrostatic discharge protection |
06/27/1995 | US5428463 Picture image photgraphing apparatus |
06/27/1995 | US5428312 ECL interface circuit |
06/27/1995 | US5428302 Logic circuit with controlled current supply output |
06/27/1995 | US5428255 Gate array base cell with multiple P-channel transistors |
06/27/1995 | US5428243 Bipolar transistor with a self-aligned heavily doped collector region and base link regions. |
06/27/1995 | US5428242 Semiconductor devices with shielding for resistance elements |
06/27/1995 | US5428239 Semiconductor device having retrograde well and diffusion-type well |
06/27/1995 | US5428238 Semiconductor memory cell having information storage transistor and switching transistor |
06/27/1995 | US5428237 Semiconductor device having an insulated gate transistor |
06/27/1995 | US5428236 Semiconductor memory device having trenched capicitor |
06/27/1995 | US5428235 Semiconductor memory device including improved connection structure to FET elements |
06/27/1995 | US5428233 Voltage controlled resistive device |
06/27/1995 | US5428232 Field effect transistor apparatus |
06/27/1995 | US5428231 Solid-state image device including charge-coupled devices having improved electrode structure |
06/27/1995 | US5428228 Method of operating thyristor with insulated gates |
06/27/1995 | US5428216 Opto-electronic sensor device using a transparent injecting electrode to block outside radiation |
06/27/1995 | US5427976 Method of producing a semiconductor on insulating substrate, and a method of forming a transistor thereon |
06/27/1995 | US5427974 Depositing titanium/titanium nitride layer over polysilicon electrode and then tungsten layer; etching to form residual islands |
06/27/1995 | US5427973 Method for production of SOI transistor device having a storage cell |
06/27/1995 | US5427972 Method of making a sidewall contact |
06/27/1995 | US5427968 Split-gate flash memory cell with separated and self-aligned tunneling regions |
06/27/1995 | US5427967 Technique for making memory cells in a way which suppresses electrically conductive stringers |
06/27/1995 | US5427966 Process for fabricating a semiconductor device having floating gate and control gate electrodes |
06/27/1995 | US5427965 Method of fabricating a complementary heterojunction FET |
06/27/1995 | US5427964 Insulated gate field effect transistor and method for fabricating |
06/27/1995 | US5427963 Method of making a MOS device with drain side channel implant |
06/27/1995 | US5427055 Method for controlling roughness on surface of monocrystal |
06/27/1995 | US5427052 Method and apparatus for production of extremely thin SOI film substrate |
06/27/1995 | CA2059476C Electrically erasable phase change memory |
06/25/1995 | CA2139008A1 Output buffer circuit, input buffer circuit and bi-directional buffer circuit for plural voltage systems |
06/22/1995 | WO1995017014A1 Integrated silicon vacuum micropackage for infrared devices |
06/22/1995 | WO1995017011A1 Esd circuit with diode-connected transistor |
06/22/1995 | WO1995017010A1 An increased-density flash eprom that requires less area to form the metal bit line-to-drain contacts |
06/22/1995 | WO1995017009A1 Semiconductor device |
06/22/1995 | WO1995017008A1 Semiconductor device |
06/22/1995 | WO1995017005A1 Method for fabricating self-assembling microstructures |
06/22/1995 | WO1995016924A1 Device for testing the connection between an output of a means which outputs a fixed logic value and the input of a circuit |
06/22/1995 | WO1995016923A1 Separate iddq-testing of signal path and bias path in an ic |
06/22/1995 | DE4420603C1 X=ray image detector with erasure light source |
06/22/1995 | DE4418207C1 Thermal sensor or actuator in semiconductor material |
06/22/1995 | DE4406849A1 Prodn. of MOS transistor with tin silicide film |
06/22/1995 | DE4400034C1 Semiconductor, esp. DRAM cell structure, prodn. process |
06/21/1995 | EP0659014A1 Solid state image sensing device and charge transfer method thereof |
06/21/1995 | EP0658938A1 An integrated circuit comprising an EPROM cell and a MOS transistor |
06/21/1995 | EP0658936A2 Multilayer semiconductor device |