| Patents for G06F 13 - Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units (158,002) |
|---|
| 09/15/1998 | US5809333 System for implementing peripheral device bus mastering in desktop PC via hardware state machine for programming DMA controller, generating command signals and receiving completion status |
| 09/15/1998 | US5809332 Supplemental communication between host processor and mass storage controller using modified diagnostic commands |
| 09/15/1998 | US5809330 Conflict free PC in which only the I/O address of internal device is change when it is determined that the I/O address is overlap by expansion device |
| 09/15/1998 | US5809328 Apparatus for fibre channel transmission having interface logic, buffer memory, multiplexor/control device, fibre channel controller, gigabit link module, microprocessor, and bus control device |
| 09/15/1998 | US5809322 Apparatus and method for signal processing |
| 09/15/1998 | US5809318 Method and apparatus for synchronizing, displaying and manipulating text and image documents |
| 09/15/1998 | US5809313 Method and apparatus for powering-on a computer-based system via a network interface |
| 09/15/1998 | US5809303 Device I/O monitoring mechanism for a computer operating system |
| 09/15/1998 | US5809301 Networked information processing system having a process defining apparatus for transferring defined process information to a processing apparatus and for adding an identifier |
| 09/15/1998 | US5809298 File server |
| 09/15/1998 | US5809287 Automatic computer upgrading |
| 09/15/1998 | US5809279 Computer system including a device with a plurality of identifiers |
| 09/15/1998 | US5809278 Circuit for controlling access to a common memory based on priority |
| 09/15/1998 | US5809274 Purge control for ON-chip cache memory |
| 09/15/1998 | US5809270 In a pipeline system |
| 09/15/1998 | US5809264 Interface with device having unusual access time and method thereof |
| 09/15/1998 | US5809263 Integrated circuit I/O using a high performance bus interface |
| 09/15/1998 | US5809262 Commonly housed multiple processor type computing system and method of manufacturing the same |
| 09/15/1998 | US5809261 System and method for transferring data streams simultaneously on multiple buses in a computer system |
| 09/15/1998 | US5809260 Data processing system |
| 09/15/1998 | US5809259 Semiconductor integrated circuit device |
| 09/15/1998 | US5809258 Bus with high gross data transfer rate |
| 09/15/1998 | US5809257 Bus control apparatus for data transfer system |
| 09/15/1998 | US5809256 Soft power switching for hot installation and removal of circuit boards in a computer system |
| 09/15/1998 | US5809254 Data communication mechanism capable of producing data packet having optimal segment size in communication system |
| 09/15/1998 | US5809249 System having at least one auto-negotiation enabled physical media dependent (PMD) interface device operable to perform auto-negotiation with remote link partner on behalf of all PMD |
| 09/15/1998 | US5809248 Method and apparatus for front end navigator and network architecture for performing functions on distributed files in a computer network |
| 09/15/1998 | US5809246 Music transmission system |
| 09/15/1998 | US5809240 System for segmenting graphic data installed in respective terminal into areas corresponding to terminals and each area is to be manipulated by its respective terminal |
| 09/15/1998 | US5809239 Load balancing in servers by allocating buffer to streams with successively larger buffer requirements until the buffer requirements of a stream can not be satisfied |
| 09/15/1998 | US5809234 Method and apparatus for automatic matching of parameters of an interface |
| 09/15/1998 | US5809232 Sytem for searching unseen messages in a mail inbasket while an unsent mail distribution is composed and presenting sender with different options upon such detection |
| 09/15/1998 | US5809227 Detecting the presence of a device on a computer system bus by measuring the response time of data signals on bus, and maximizing system performance based on that response time |
| 09/15/1998 | US5809223 Network hibernation system and a control method thereof |
| 09/15/1998 | US5809222 Method and apparatus for controlling continuous data server using more than one central control devices |
| 09/15/1998 | US5809218 Method for the electronic assembly of printer's forms |
| 09/15/1998 | US5808760 Wireless optical communication system with adaptive data rates and/or adaptive levels of optical power |
| 09/15/1998 | US5808490 Method and circuit for controlling a bus in system and semiconductor integrated circuit device using the same, wherein the controlling circuit comprises a latch for holding a voltage level on the bus |
| 09/15/1998 | US5808485 Clock clamping circuit that prevents clock glitching and method therefor |
| 09/15/1998 | US5806849 Electronic game system with wireless controller |
| 09/15/1998 | CA2119401C Computer system which overrides write protection status during execution in system management mode |
| 09/15/1998 | CA2107303C Communications protocol for handling arbitrarily varying data strides in a distributed processing environment |
| 09/15/1998 | CA2060820C Direct memory access for data transfer within an i/o device |
| 09/11/1998 | WO1998039890A1 Communication path control device, communication path control method, and communication path control unit |
| 09/11/1998 | WO1998039868A2 Reliable event delivery system |
| 09/11/1998 | WO1998039867A2 Replicating forms from html templates |
| 09/11/1998 | WO1998039710A1 Flexible interface |
| 09/11/1998 | WO1998039707A1 Process and apparatus for downloading data from a server computer to a client computer |
| 09/11/1998 | WO1998039703A2 Computer peripheral ancillary device |
| 09/11/1998 | CA2283498A1 System and method for gaining access to information in a distributed computer system |
| 09/11/1998 | CA2281672A1 Process and apparatus for downloading data from a server computer to a client computer |
| 09/09/1998 | EP0863655A2 Facsimile machine |
| 09/09/1998 | EP0863645A2 Method for access control of MIB in OSI management |
| 09/09/1998 | EP0863625A2 Optical transmission system, optically branching apparatus and optical signal processing apparatus |
| 09/09/1998 | EP0863465A1 Network interface device and method |
| 09/09/1998 | EP0862825A1 Improving the modifiability of a data system |
| 09/09/1998 | EP0862764A1 Adaptive device driver using controller hardware sub-element identifier |
| 09/09/1998 | EP0862760A1 Device driver architecture supporting emulation environment |
| 09/09/1998 | EP0862759A1 Dynamic programmable mode switching device driver architecture |
| 09/09/1998 | EP0862758A1 Context virtualizing device driver architecture |
| 09/09/1998 | EP0607375B1 A centralized management system utilizing a bus interface unit |
| 09/09/1998 | EP0556305B1 A secure system for activating personal computer software at remote locations |
| 09/09/1998 | CN1192841A Arrangement and method for linking clients to services at run time in a distributing networking environment |
| 09/09/1998 | CN1192835A Arrangement and method relating to information managing system |
| 09/09/1998 | CN1192815A Personal computer with at least one floppy disc drive |
| 09/08/1998 | US5806070 Device and method for controlling solid-state memory system |
| 09/08/1998 | US5805931 Programmable bandwidth I/O port and a communication interface using the same port having a plurality of serial access memories capable of being configured for a variety of protocols |
| 09/08/1998 | US5805929 Multiple independent I/O functions on a PCMCIA card share a single interrupt request signal using an AND gate for triggering a delayed RESET signal |
| 09/08/1998 | US5805927 Direct memory access channel architecture and method for reception of network information |
| 09/08/1998 | US5805926 System for controller maintains table showing actuators and sensors and accordingly assigning addresses and adds to table if actuators and sensors were added during same time |
| 09/08/1998 | US5805925 Apparatus and method for controlling and varying multiple data rates among multiple communications devices in a communications system |
| 09/08/1998 | US5805924 Method and apparatus for configuring fabrics within a fibre channel system |
| 09/08/1998 | US5805922 Queued serial peripheral interface having multiple queues for use in a data processing system |
| 09/08/1998 | US5805921 Enhanced integrated device electronics (EIDE) interface for controlling communication between CPU and nine storage drives including tape drive, CD-ROM drive, and seven hard disk drives |
| 09/08/1998 | US5805914 Data pipeline system and data encoding method |
| 09/08/1998 | US5805912 Microprocessor arranged to synchronously access an external memory operating at a slower rate than the microproccessor |
| 09/08/1998 | US5805905 Method and apparatus for arbitrating requests at two or more levels of priority using a single request line |
| 09/08/1998 | US5805903 Protection of computer system against incorrect card insertion during start-up |
| 09/08/1998 | US5805902 Structure and method for issuing interrupt requests as addresses and for decoding the addresses issued as interrupt requests |
| 09/08/1998 | US5805901 Structure and method for mapping interrupt requests in a high-speed CPU interconnect bus system |
| 09/08/1998 | US5805884 Process for monitoring execution of a command script |
| 09/08/1998 | US5805883 Interrupt process distributing system |
| 09/08/1998 | US5805873 Phase linking of output clock with master clock in memory architecture |
| 09/08/1998 | US5805872 Apparatus for generation of control signals from the read cycle rate and read speed of a memory |
| 09/08/1998 | US5805871 System and method for phase-synchronous, flexible-frequency clocking and messaging |
| 09/08/1998 | US5805867 Multi-processor simulation apparatus and method |
| 09/08/1998 | US5805854 System and process for memory column address organization in a computer system |
| 09/08/1998 | US5805845 Method for loading memory with program and data information from PC memory across a bridging bus |
| 09/08/1998 | US5805844 Control circuit for an interface between a PCI bus and a module bus |
| 09/08/1998 | US5805843 Microprocessor bus interface unit for interfacing an N-bit microprocessor bus to an M-bit memory device |
| 09/08/1998 | US5805842 Apparatus, system and method for supporting DMA transfers on a multiplexed bus |
| 09/08/1998 | US5805841 Symmetric parallel multi-processing bus architeture |
| 09/08/1998 | US5805840 For controlling and prioritizing ownership of a bus |
| 09/08/1998 | US5805838 Fast arbiter with decision storage |
| 09/08/1998 | US5805837 Method for optimizing reissue commands in master-slave processing systems |
| 09/08/1998 | US5805836 Method and apparatus for equalizing grants of a data bus to primary and secondary devices |
| 09/08/1998 | US5805835 Parallel architecture computer system and method |
| 09/08/1998 | US5805834 For use in a computer system |
| 09/08/1998 | US5805833 Method and apparatus for replicating peripheral device ports in an expansion unit |
| 09/08/1998 | US5805830 Method and apparatus for managing communications with selective subsets of conference participants |